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Abstract
The microelectronics industry is striving to reduce the cost, complexity, and form factor of wireless systems through
single-chip integration of analog, RF and digital functions. Driven by the requirements of the digital system
components, the 90 nm and 65 nm technology nodes are currently emerging as platforms for highly integrated
systems. Achieving such integration while minimizing the cost of adding specialized RF modules places high
demands on the base CMOS technology. In this regard, the integration of the power amplifier (PA) function
becomes an increasing challenge as technology geometries and supply voltages scale down. Gate length (Lg) scaling
yields improved frequency response, promising higher power-added efficiency (PAE), a key RF PA consideration.
This benefit comes at the cost of a lower drain voltage, which demands a higher output current and thus wider
devices in order to produce a given output power level (Po,,).
In this work, we have investigated the potential of deeply scaled CMOS for RF power applications, from 0.25 um
down to 65 nm. We demonstrate the frequency and power limitations that the different CMOS technologies face,
and describe the physical mechanisms that give rise to these limitations. We find that layout considerations, such as
splitting a single large device into many smaller parallel devices, become increasingly important as the technology
scales down the roadmap, both for power and frequency. We also show that parasitic resistances associated with the
back-end wiring are responsible for placing an upper limit on the RF power that can be obtained for a single bond
pad.
We demonstrate a power density of 31 mW/mm for the 65 nm node, with PAE in excess of 60% at 4 GHz and 1 V.
Similar results are obtained in 90 nm, where a peak PAE of 66% was measured at 2.2 GHz and 1 V, with a power
density of 24 mW/mm.
We find that efficient integrated PA functionality for many applications can be achieved even in a deeply-scaled
logic CMOS technology. For low power levels (below 50 mW), we find that the 65 nm CMOS devices offer
excellent efficiency (>50%) over a broad frequency range (2-8 GHz). Their RF power performance approaches that
of 90 nm devices both in peak PAE and output power density. This is possible without costly PA-specific add-ons,
or the use of higher voltage input-output (I/O) device options. However, since I/O devices are often included as part
of the process, they represent a real option for PA integration because they allow for higher power densities. The
0.25 /im I/O device that is available in the 90 nm process, when biased at Vdd = 2.5 V showed excellent results, with
a peak PAE of 60% and an output power of 75 mW (125 mW/mm) at 8 GHz.
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Chapter 1.
Introduction
This work will perform a detailed comparative study of the RF power potential of CMOS
technology. The broader context of this research is the attractiveness of using logic CMOS as a
platform for wireless system-on-chip applications. This enables true single-chip solutions for
portable wireless systems with significant consequences in form factor and module design. Logic
CMOS is the ideal platform for system-on-chip integration. Logic CMOS is the lowest cost
technology, and the digital baseband in wireless systems is already being implemented in logic
CMOS. CMOS modeling, simulation, design and verification tools are very mature and broadly
available. Additionally, CMOS designs port relatively well from fab to fab and generation to
generation. Particularly important for RF wireless systems, great progress has been shown
recently in enabling RF functions with CMOS. Not surprisingly, there is a lot of interest in
exploring the RF potential of logic CMOS.
The microelectronics industry is striving to reduce the cost, complexity, and time to market of
wireless systems through single-chip integration of mixed-signal RF/digital functions. Achieving
such integration, while minimizing the increased cost of technology add-ons, places high
demands on the base CMOS technology. In this regard, the integration of the power amplifier
(PA) function remains a particular challenge as technology geometries scale down.
Over the past decade, silicon technology has made a strong entry into the RF power amplifier
field. Figure 1.1 shows the growth of silicon and CMOS in published research on device
technologies for RF power amplifiers. In the commercial sector, CMOS has captured substantial
market share for RF power amplifier applications. These include portable wireless systems, such
as bluetooth and wireless LAN. The use of CMOS is because of cost and integration pressure.
With cost a central issue in most high-volume applications, the digital portions of these
applications will continue to be scaled down. As one example, the migration of CDMA chipsets
onto 65 nm started in 2005. While this migration takes place only for the digital chips, it shows
that any future integration requires the analog/RF chips to be implemented in deeply scaled
technologies.
Through a combination of detailed RF power characterization and analysis, in this thesis, we
will study the RF power performance of deeply scaled CMOS, and determine its performance
limits. We focus on conducting as opposed to switching type amplifiers. We will consider both
the standard digital devices of each node, as well as available 1/O (thick gate oxide) devices. The
answers to this study are necessarily complex because this is a multidimensional space: power
level, frequency, linearity, power efficiency and reliability.
1.1. Literature Background: State of the Art
To better illustrate the role of CMOS in RF power amplifiers, we have conducted a literature
study of IEEE publications concerning power amplifiers operating in the RF above 900 MHz.
Results from over 950 papers spanning the past 40 years were collected.
Fig. 1.1
Number of power-amplifier research results published in IEEE journals and conferences in
1993 (top) and 2003 (bottom), by material and device types. In 2003, 16% of the overall activity
was taking place in CMOS technology. [31-1006]
The growing importance of silicon based power amplifiers can be seen in Figs. 1.1 and 1.2.
Between 1993 and 2003, the portion of silicon based power amplifiers in publications has taken a
substantial share of the overall PA research. CMOS based power amplifiers make up about 50%
of the PA activity taking place in silicon today (Fig. 1.2b). Clearly offering the cheapest and
most integratable technology, CMOS also is able to deliver performance at low voltages [1]. Fig.
1.3 shows the power density as a function of the bias voltage for a variety of semiconductor
technologies. CMOS is competitive with respect to the other technologies such as GaAs HEMT
and MESFETs, up to about 3 Volts. With the sharp increase in portable consumer electronics
operating at frequencies below 5 GHz and voltages below 3V, CMOS has become an important
candidate for integrated PAs, able to challenge competing technologies. Currently, research is
mostly focused on circuit design techniques, such as linearization techniques and integrated
transceivers [2-4]. Much less research has been done on CMOS technology itself [5-7]. This is
the object of this work.
The trend towards scaling of RF power CMOS is apparent from Figs 1.4-1.6. Over time,
publications concerned with power CMOS have continued to follow the CMOS roadmap and
used shorter gate lengths (Fig. 1.4). There are two important reasons why scaling makes sense.
First, as the gate length is scaled down, operation at higher frequencies is possible (Fig. 1.5). In
addition, scaling holds benefits even if the frequency of operation is not changed, as shown in
Fig. 1.6. Due to the increase in transconductance and power gain that comes with shorter
channels, scaled devices achieve higher power added efficiency and improved performance [1].
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result in higher gain (through transconductance) and therefore better efficiency and
performance - though at the cost of reduced bias voltage and output power (see Fig. 1.3, 1.5).
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1.2. Application Space for Power Amplifiers
Two of the most important requirements for a power amplifier are the output power
level and the frequency of operation. We would like to illustrate the application
demands on these two parameters. Fig. 1.7 shows this, by sketching the current RF
power application landscape into the frequency-power space. The applications span 1-
100 GHz in frequency, and 10 mW to 100 W in output power level. Because of this
broad range of frequencies and power levels, no single one technology dominates this
space. In Fig. 1.8 we overlap technologies shown in the previous section (Fig. 1.1) onto
this space. Silicon based technologies dominate the low frequency space, with CMOS
occupying the low power, low frequency corner. LDMOS devices are suitable to higher
power levels, and SiGe HBTs allow for higher frequencies.
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Fig. 1.7
Overview of the different applications that require RF power. The sketch shows the broad range
offrequencies and power levels that are required in different applications.
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frequency regions, while compound semiconductors are used for higher frequencies and power
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1.3. Thesis Goals
This thesis is attempting to develop fundamental understanding about the RF power potential
of logic CMOS. Through a combination of detailed RF power characterization and analysis, we
wish to answer the following questions:
* What is the RF power potential of logic CMOS?
* How does the RF power performance of CMOS evolve
as the technology is scaled down the road map?
* What is the impact of device layout on RF power performance?
The answers to these questions are necessarily complex because this is a multidimensional
space: power level, frequency, power efficiency, layout considerations and device biasing
choices.
Fig. 1.9. illustrates this goal. We would like to identify the boundary of RF CMOS to
accomplish the power amplifier function, both in terms of frequency and output power. In
addition, the goal is to identify methods to push out these boundaries.
We will accomplish the goals mentioned in the introduction by studying a variety of aspects
which combined will give an excellent insight into RF power capability of deeply scaled CMOS:
A Technology
Our evaluation will focus on the 90 nm and 65 nm nodes. We will study different device options
commonly available at these nodes: thin/medium/thick gate oxides (equivalent to 65 nm, 90 nm,
0.13 tm and 0.25 tpm devices), variation of gate length, and device layout variations. The
analysis will include measurement of power and efficiency. This will then enable us to quantify
the tradeoffs between the standard CMOS devices and more complex but potentially better
performing alternative devices.
B Technology Scaling
By including various oxide thicknesses on a 90 nm wafer, we are essentially able to study
devices of the 90 nm, 130 nm and 250 nm nodes. In addition, devices from a 65 nm wafer allow
us to also study the 65 nm node. These two wafers give us a wide range of different technologies
along the CMOS roadmap. The impact of scaling on power added efficiency and output power
for conduction type amplifiers will be studied.
C Layout Design
We will develop new device layouts to improve RF power performance. Important
considerations for developing RF power layouts are RF and DC parasitic concerns. The impact
of the layouts on performance and frequency response will be investigated.
D Power Capability
We will study the ability of the technology to produce high output power by studying how device
size relates to performance. The output power can saturate with device size for several reasons,
such as gate resistance, self heating, inefficient power combining, and impedance mismatches.
We will study a wide range of device widths that should allow us to identify the limiting factors.
Different options of achieving large devices will be studied: changes in the device aspect ratio
(number of fingers / unit finger width), changes in total device width, and the effectiveness of
combining smaller devices (individual cells) to form a large total width device.
E Frequency Capability
We will study how the performance degrades with frequency, as we approach fmax. This study
will not only show the range of frequency operation for the device, but also establish a relation
between fmax and a frequency giving acceptable device performance (e.g. good gain and PAE).
F Modeling
In order to better understand the behavior of the observed power measurements, we will develop
a simple, physics based device model. The model should capture the major dependencies
observed in the data, and help in estimating the capabilities of the different CMOS technologies.
1.4. Outline
We will start by a brief description of the experimental setup in Chapter 2. This includes the
device layout, and the notations used to describe it, as well as the experimental setup for
performing the different measurements. Chapter 3 will discuss the performance of 90 nm
devices, and studies the impact of gate oxide and gate length scaling. It compares the
performance of 90 nm, 130 nm and 250 nm technologies. Chapter 4 studies the performance of
65 nm devices, and also addresses the question of output power scaling. It shows the importance
of device layout when scaling output power. A simple device model is developed in Chapter 5,
which allows us to describe all the major trends seen in Chapters 3 and 4. We will combine all
the results from the measurements and models in Chapter 6, which aims at illustrating the power
and frequency limitations of CMOS technology for RF power.
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Illustration of how RF CMOS devices exhibit limitations of power and frequency. The goal of
this thesis is to identify these limits, and study how they can be pushed out.
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Chapter 2.
Experimental
This chapter describes the devices and technologies used, as well as the types of experiments
carried out on them. I will first describe the device technologies used and the types of devices. I
will then broadly describe the three types of characterizations carried out on the devices: DC, S-
parameter, and RFI power characterization. All measurements were performed on-wafer using
standard RF probes (ground-signal-ground).
2.1. Technology Description
The technology that has been studied in this work is a foundry 90 nm and 65 nm CMOS
technology manufactured at IBM [6]. Table 2.1 shows the different devices fabricated. We will
label these devices by their ITRS equivalent technology node: Lg,inn = 65 nm, 90 nm, 130 nm
and 250 nm, with the understanding that the physical gate length will be below those values,
particularly at the 90 nm node. The 65 nm wafer has devices with a nominal gate oxide thickness
between 11 and 13 A and Lg,min = 65 nm (Vdd = 1.0 V). For the 90 nm wafer, in addition to the
standard 90 nm NFET (Lg,min = 90 nm) with a nominal gate oxide thickness of 14 A (Vdd = 1.0
V), there is an intermediate oxide I/O FET (tox = 22 A, Lg,min = 130 nm) equivalent to a standard
130 nm node logic device (Vdd = 1.2 V), and a thick oxide I/O FET (tox = 51 A, Lg,nmn = 250 nm)
equivalent to that of the 250 nm node (Vdd = 2.5 V). Depending on the process details, the
additional mask count required to offer the I/O device options is between 1 and 3.
The 90 nm devices were taped out May 2003, when the technology was ramped up for
production. The 65 nm devices were taped out in August 2004, at which stage the
technology was still undergoing development. The presence of the I/O devices allowed
us to compare the performance of essentially four different CMOS technology nodes (65
nm, 90 nm, 0.13 ýtm and 0.25 Fam). The 0.13 [am medium oxide device, however, is not
completely independently optimized. It shares some process steps with the nominal
thin oxide 90 nm device. Therefore, it does not truly represent a 0.13 ý.m node, and its
performance may differ. Table 2.1 highlights the key process parameters for these
technologies:
Parameter 65 nm 90 nm 130 Ipm 0.25 ýtm
on 90 nm wafer on 90 nm wafer
ITRS Equivalent Node, Lgmin 65 nm 90 nm 0.13 tm 0.25 pm
Physical Lphysical 40 nm 63 nm 120 nm 240 nm
Oxide Thickness 11-13 A 14 A 22 A 52 A
Nominal Voltage 1.0 V 1.0 V 1.2 V 2.5 V
Standard Cell (NFxWG,F) 64x12 pm 48x16 pm 34x16 pm 30x20 pm
Table 2.1. Key device and process parameters for the four device types in this thesis
2.2. Device Layout
We have fabricated devices with a variety of layouts providing a broad range of total device
widths. The unit cell dimensions were given in Table 2.1. In general, the device layout consists
of several multi-finger device cells in parallel. The total device width (WG,TOT) is the product of a
number of parallel device cells (Nc), times the number of device fingers (NF) per cell, times the
unit finger width (WG,F). We will label devices as WG,TOT = NC X NF x WG,F.
Because the device fingers are very wide, electromigration concerns can arise due to the high
current densities. A standard multi-finger device layout was modified to allow for better current
flow in and out of the drain/source contacts, reducing the peak current within the device
metallization layers. The layout uses a double-sided gate access to the device, as well as a
double sided source access. The drain is routed out vertically. This metallization is done with 4
levels of metal. Thicker levels are then used to route the gate, source and drain to the RF pads.
An illustration of the device layout is shown in Fig. 2.1.
plane of
symmetry
Fig. 2.1
Vertical drain layout (source = red, drain = blue, gate=green). The structure is symmetric, and
only half is shown. The symmetry plane is indicated. The layout design is patent pending.
2.3. DC and S-Parameter Characterization
Measurements of the devices under DC conditions were performed at MIT using an HP4145B
parameter analyzer. A sample Id-Vds sweep is shown in Fig. 2.2. This data was taken for the
standard 90 nm device. S-parameter measurements were performed at IBM, on an automated
probe station up to 80 GHz. From the S-parameter measurements, ft and fmax estimates were
extracted. A typical S-parameter measurement result is shown in Fig. 2.3, for the 90 nm standard
device.
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Fig. 2.2
DC sweep for the standard 90 nm device (1x48x16 tim), with Vgs from 0.4V to 1V in 0.1V steps.
The DC measurements exhibit self-heating, which can be seen by the higher Ro as Vgs increases.
Therefore, the Ro values seen in DC measurements for high Vgs and Id will differ slightly from
those relevant to the RF operation of the device.
50x S12
D
Fig. 2.3
S-parameters (0.5-50 GHz) for the standard 90 nm device (lx48x16 pIm), biased at Vds=lV,
Vgs=0.58V. S11 and S22 are plotted on the left, and S21 and 50 times S12 are plotted on the
right.
2.4. Power Characterization
RF power characterization was carried out primarily at 8 GHz on a Maury load-pull system.
We chose 8 GHz for the bulk of our work to explore the high-frequency potential of deeply
scaled CMOS technologies. Measurements at higher frequencies also avoid device oscillations.
The higher the gain, the more susceptible the device becomes to oscillations. If the impedances
are tuned to maximize the gain at a high frequency, they will typically present a mismatch at
lower frequencies. As the gain drops with frequency, this helps to flatten the gain vs. frequency
behavior. This helps to avoid very high gain values at any frequency, and therefore reduces the
risk of oscillations. The measurement theory and system design is described in more detail in
Appendices A and B. The system creates a single RF frequency that is applied to the gate.
Mechanical tuners set the source (gate side) and load (drain side) impedances to the device. The
RF input and output power as well as the bias currents are measured, and allow computation of
the relevant figures of merit (Id, PAE, Gain, Pout, Pin).
Power measurements were optimized for peak PAE, by alternating source- and load-pull
measurements backed off a few dB from the input power level giving peak PAE. This
optimization was repeated for each change of device setup variables (for example, when
measuring the same device at different values of Vdd). A typical power measurement sweep is
shown in Fig. 2.4. As the device enters compression, the grain drops, while the output power
saturates. The PAE is defined as
PAE= out -Pin Pout (Gain -1) Eq. 2.1
Pdc Pd, Gain P=  c
where Pin and Pout is the RF power in and out of the device, and PDc is the DC power into the
device. As the input power is increasing, the PAE will rise. However, in compression the gain
drops as the output power is saturating. This will eventually result in the PAE beginning to drop,
reaching a maximum PAE typically between 1-5 dB in compression.
Often, we performed a series of power sweeps with one variable changing (e.g. frequency).
The results of this series of sweeps were reported as the peak PAE and output power at peak
PAE of each of the power sweeps.
Separately, we also performed linearity measurements for the standard 90 nm device at 2.2
GHz on an ATN load pull system, at IBM.
Throughout this thesis, we will be quoting the bias condition as a combination of Vds and Id.
The value of Id is the DC drain current without the presence of input power. This current is
achieved with a gate bias Vg. During the power measurement, this gate bias is held constant,
rather than the actual Id value. In conduction type amplifiers, it is common to observe that as the
input power is increased, the DC drain current measured into the device will also increase. The
origin of the self biasing is the non-linearity that enters when the input signal swings below the
device's threshold voltage [30]. While the average Vg remains at its bias value, swinging the
input below Vt will not result in a negative drain current, but rather in zero current. This
introduces the asymmetry. While a swing to higher Vg will result in higher drain current,
swining Vg below Vt will not result in less (more negative) drain current. Therefore, the average
DC current increases, despite the fact that the average voltage on the gate is unchanged.
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Fig. 2.4.
A typical power sweep, showing the power added efficiency (PAE) and the transducer gain, as a
function of the measured output power. This measurement shows the 65 nm standard device
(768 im width), at 4 GHz in class AB bias.
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Chapter 3
90 nm Technology
The technology that has been studied in this work is a foundry 90 nm CMOS technology
manufactured at I]BM [8]. In addition to the standard 90 nm NFET with a nominal gate oxide
thickness of 14 A (Vdd = 1.0 V), there is an intermediate oxide I/O FET (tox = 22 A) equivalent to
a standard 130 nmn node logic device (Vdd = 1.2 V), and a thick oxide I/O FET (tox = 51 A)
equivalent to that of the 250 nm node (Vdd = 2.5 V). Additionally, devices with three different
gate lengths are available. We label these by the half pitch of their equivalent technology node:
90 nm, 130 nm and 250 nm, with the understanding that the physical gate length will be below
those values, particularly at the 90 nm node. Not all combinations of oxide thickness and gate
length are implemented. Table 3.1 gives all available device options. Depending on the process
details, the additional mask count required to offer these device options is between 1 and 3.
We have fabricated devices with a variety of layouts providing a broad range of total device
widths. The unit cell dimensions are given in Table 3.1. In general, the device layout consists of
several multi-finger device cells in parallel. The total device width (WG,TOT) is the product of a
number of parallel device cells (Nc), times the number of device fingers (NF) per cell, times the
unit finger width (WG,F). We will label devices as WG,TOT = NC X NF X WG,F.
Nominal Vdd
Addl. Mask
L, = 90 nm
L,= 130 nm
L, = 250 nm
Oxide Thickness
thin (nominal) (14 A) medium (22 A) thick (51 A)
1.0 V 1.2 V 2.5 V
0 1 to 3 1 to 3
48 x 16 jm n/a n/a
34 x 16 tm 34 x 16 tm n/a
30 x 20 /m 30 x 20 m 30 x 20 m
Table 3.1: Gate length, oxide thickness and gate dimensions for the devices characterized in this
work. The device size refers to the number offingers x unit finger width. Sizes have been chosen
to give identical drive current for the 90 nm thin-, 130 nm medium-, and 250 nm thick-oxide
devices.
90 nm Standard lx48x16 /m 8x48x16 im
Device
Bias Vdd = 1 V Vdd = V
Id = 25 mA Id = 200 mA
Frequency 2.2 GHz 2.2 GHz
Peak PAE 66 % 59 %
Pout at peak PAE 12.5 dBm 20.2 dBm
Small signal gain 21.2 dB 14 dB
OIP3 25 dBm 30 dBm
PAE at IM 3=-35dBc 14 % 12 %
Pot at IM 3=-35dBc 6 dBm 12 dBm
Pout at 1 dB 11 dBm 18 dBm
compression
Table 3.2: Performance comparison of standard 90 nm device and a parallel combination of 8
standard devices. Impedances were optimized for the best linearity-efficiency tradeoff
Power measurements were optimized for peak PAE, by alternating source- and load-pull
measurements backed off a few dB from the input power level giving peak PAE. This
optimization was repeated for each change of device setup variables (for example, when
measuring the same device at different values of Vdd).
Separately, we also performed linearity measurements at 2.2 GHz on an ATN load pull system.
Additionally, S-parameter measurements were performed up to 80 GHz.
3.1. Results
We will first discuss the RF power performance of the standard logic device (thin oxide, Lg= 90
nm), followed by a discussion of the performance impact of other device options that involve
scaling the gate oxide thickness (tox) and gate length (Lg). In the following section we discuss the
physical origin of the various results that have been obtained.
3.1.1. RF Power Performance of the 90 nm Logic Device
The 2.2 GHz power performance of two standard digital 90 nm devices (biased at Vdd=1 V)
with different total[ gate widths is shown in Fig. 3.1, and summarized in Table 3.2. We compare
the performance of a single cell device (1x48x16 Im) to that of another device consisting of
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Fig. 3.1
Power performance at 2.2 GHz of a thin-oxide 90 nm device (1x48x16 /Am) and a device array
(8x48x16 iLm), both biased at Vdd = 1 V and Id = 26 mA/mm. Impedances were optimized for the
best linearity-efficiency tradeoff.
eight of these cells wired in parallel (8x48x16 Am), giving an eightfold increase in WG,TOT. For
the 1x48x16 Am device, a peak PAE in class AB operation of about 66% is obtained at an output
power of 12.7 dBm (18.6 mW, or 24.2 mW/mm). The 8x48x16 Am device achieved a peak PAE
of 59% at an output power of 20.2 dBm (104 mW, or 17.0 mW/mm), indicating a good scaling
of Pot with cell count. A slight decrease in PAE, power gain and output power density can be
seen. This indicates that an upper limit on power scaling exists. The PAE at linearity (in terms of
IM 3) of -35 dBc is 14% and 12% for the lx48x16 Am device and the 8x48x16 Am device,
respectively.
To put these results in context, a WCDMA power amplifier driver requires about 14 dBm at 1
dB compression power, with an OIP3 of 24 dBm [9]. From Table 3.2 we see that the 8x48x16
Am device exceeds these requirements by a safe margin. The results of Table 3.2 suggest that 90
nm CMOS is quite suitable for a wide range of integrated PA
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Fig. 3.2
Peak PAE and output power at peak PAE as a function of frequency for the standard 90 nm
device (1x48x16 ALm). All measurement points were taken at Vdd = V, Id = 26 mA/mm, and
impedances were reoptimized at each frequency. The output power is roughly independent of
frequency, while the peak PAE is dropping as the frequency increases.
applications, such as WLANs, bluetooth and cellular PA drivers, giving acceptable efficiency
under linear conditions.
Measurements at 8 GHz for the standard 90 nm thin-oxide device at Vdd = 1 were also
performed. The standard device (1x48x16 rim) achieved a peak PAE of 56.8% at 13.4 dBm (21.9
mW, or 28.5 mW/mm) output power with an associated gain of 14.6 dB. These results at 8 GHz
are slightly better than the performance reported at 2.2 GHz above. This is due to using a
different measurement system that is able to present a better source and load match.
We have also measured the power performance of the standard device (1x48x16 rpm) as a
function of frequency. The results are shown in Fig. 3.2. The output power is constant with
frequency over a broad range, while the peak PAE is dropping with frequency. Operating the
device at higher frequencies reduces the power gain and results in lower peak PAE.
Across-wafer uniformity measurements of 18 devices were also performed. These
measurements were carried out with constant impedances, input power and bias points (Vdd = 1
V, ld = 26 mA/mm) at 8 GHz. The data includes both the probe contact uncertainty as well as the
device variation across the wafer. The device geometry used was lx96x8 Jim. Excellent
uniformity was obtained across the entire 8" wafer, with a measured PAE of 59.3%±0.6%, and
an output power of 14.2 dBm ± 0.1 dB, as well as a small signal gain of 16.3 dB ± 0.3 dB. This
difference in performance is due to the different device layout (1x96x8 Axm vs. lx48x16 Am).
3.1.2. RF Power Performance of Other Device Options
We have studied the RF power suitability of the different device options as a function of the
drain bias, Vdd. This provides a fair performance comparison as the different devices will show
optimal operation at different voltages.
Fig. 3.3 compares in detail the peak PAE power performance of the thin oxide devices for the
three different gate lengths, as a function of Vdd at 8 GHz (Id = 26 mA/mm). The graph shows the
small signal gain, the peak PAE and the corresponding output power density normalized to a 1
mm device width. At any one value of Vdd, there is not much difference between the 90 nm and
the 130 nm devices, while the 250 nm device gives much lower performance. As Vdd increases,
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Fig. 3.3
Gain, PAE and output power density at peak PAE point as a function of Vdd for thin oxide
devices of three different gate lengths at 8 GHz. Impedances and input power drive were re-
optimized at each Vddfor each device.
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Gain, PAE and output power density at peak PAE as a function of Vdd for 250 nm devices with
three different gate oxide thicknesses at 8 GHz. Impedances and input power drive were re-
optimized at each Vddfor each device.
all devices show a higher output power density. The dependence is quadratic, and agrees with the
behavior seen in chapter 1 (Fig. 1.3). The gain at peak PAE changes only slightly with Vdd and is
not very different from one device to the other. For the 90 and 130 nm devices, the peak PAE is
rather flat across a broad range of Vdd. The 250 nm gate length devices, however, not only show
a much lower peak PAE, but the PAE starts to rapidly drop as Vdd is reduced. The performance
of the Lg=250 nm devices is limited by the low voltage capability of the thin oxide. We discuss
the physics of this in section 4.
Fig. 3.4 shows the impact of gate oxide thickness, keeping Lg constant at 250 nm. Decreasing
the oxide thickness without changing the gate length results in lower gain and lower PAE.
However, the power density for a given Vdd is increasing slightly. The reason for this is
discussed in Section 4.
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Fig. 3.5
Gain, PAE and output power density at peak PAE point as a function of Vdd when scaling both
Lg and gate oxide thickness at 8 GHz. Impedances and input power drive were re-optimized at
each Vddfor each device.
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Fig. 3.6
Comparison of the 90 nm thin and 250 nm thick oxide devices. Both devices can achieve similar
peak PAE levels, though at different operating voltages and power densities, as indicated.
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Finally, Fig. 3.5 shows the RF power performance when we both scale oxide thickness and Lg.
This is equivalent to comparing three generations of CMOS technology. For high enough
voltage, the 250 nm I/O devices and the 90 nm devices reaches identical levels of peak PAE and
gain. The advantage of the 250 nm device is that its thicker oxide allows higher overall power
levels. At Vdd = 2.5V, the device achieves a peak PAE of 59.5 %, at a power of 18.7 dBm (74.2
mW or 124 mW/mm). The performance obtained in these 250 nm I/0 devices is better than
reports available in the literature for nominal 250 nm node logic CMOS devices [10].
When comparing all of the devices, two devices clearly emerge as the best performing ones: 90
nm standard device and 250 nm logic device. Fig. 3.6 shows a comparison of these two devices,
using power and PAE as our variables. The optimum device choice for RF power applications
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Comparison of fma for the devices in Table 1 operating at Vnominal. Small width devices (right
axis) with their pad parasitics de-embedded offer a peak fma of 100 to 200 GHz. The figure
shows the strong impact of the device layout on the performance. The fm of the power devices
(left axis) used in this paper are not de-embedded, and show a much lower fm due to the low
bias (Id = 26 mA/mm) and the parasitics associated with the pads, the large number of fingers
and their width (e.g. R, and Cgd).
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depends on the system design constraints. If an optimum voltage can be used, Fig. 3.6 suggests
that the thick oxide 250 nm device operating at higher voltages delivers a higher output power
density than any of the thin-oxide devices, while operating with identical peak efficiency. For
low voltage operation, the thin oxide devices are preferable because their lower knee voltage
leads to a higher peak PAE, as seen in Figs. 3.4 and 3.5.
3.2. Discussion
In order to understand the RF power performance, it is very useful to study the behavior of
fmax. In our research and in other research it is shown that fmax provides a very strong correlation
with peak PAE [ 11]. In order to understand the physical origin of the results shown in Figs. 3.3-
3.5, we have measured ft and fmax for all these devices at their nominal Vdd (given in Table 3.1)
and at IL = 26 mA/mm. The fmax results are graphed in Figs. 3.7. The fmax values are relatively
low because the current bias point is not optimal for fmax, and because additional parasitics such
as Rg and back-end parasitics penalize very wide devices. The fmax data is not de-embedded,
because pad and wiring parasitics are an unavoidable part of the PA. For comparison, the fmax of
typical small analog devices in this process is also shown in this graph. These devices have the
pad and wiring parasitics de-embedded. The standard 90 nm logic device attains an optimum fmax
of about 200 GHz, which is characteristics of state-of-the-art 90 nm technology [12-14]. In
contrast, the power device at the optimum power point only attains 32 GHz.
This data helps us to understand many aspects of the results shown in the previous section. An
approximate formula [15] for fmax using the device's ft as well as gate resistance (Rg), channel
resistance (Ri), output conductance (gd) and gate-drain capacitance (Cgd) is given by
f = ft 3.1fn 2(Rg + R)(gd +24fCgd
Fig. 3.3 shows the impact of Lg on performance. The Lg = 90 and 130 nm devices show about the
same performance, while Lg = 250 nm gives a much worse performance due to the low fmax (gain
at 8 GHz). Fig. 3.7 shows that the 90 and 130 nm thin oxide power devices have an identical
fmax. These two devices show the same fmax because as Lg is increased, the effects of lower
parasitic gate resistance (Rg) can cancel out with the lower ft (Equation 1). The 250 nm thin
oxide device, however, shows a much lower fmax. This is equivalent to lower power gain and
subsequently leads to a lower peak PAE, as observed in Fig. 3.3'. The results of this comparison
indicate that the optimum device Lg for power performance may not necessarily be the minimum
Lg. As Lg is increased, the device's ft decreases. But at the same time, the parasitic gate
resistance is reduced. Thus, a sweet-spot can exist where fmax reaches a maximum in the tradeoff
between ft and Rg. For the 90 nm process, as Fig. 3.3 shows, that optimum gate length seems to
be somewhere between the 90 nm and 130 nm nominal gate lengths.
90 nm, thin oxide 250 nm, thick oxide
i - 0 AX/
OW
400
300
S200
100
0
400
300
200
100
0
0 1 2 3 0 1 2 3
Vds V] Vds [V]
Fig. 3.8: Load-line comparison for the 90 nm thin and 250 nm thick oxide devices. Measured DC
I-V characteristics of the two devices are shown, with the approximate Vds,sat indicated. The 90
nm device's Vds,sat is lower than that of the 250 nm device. Load-lines, based on the impedances
used in the power measurements of Fig. 3.5, are also shown at Vdd = IV and 2.5V. Self-heating
is present in the DC characteristics of both devices.
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The impact of the oxide thickness in power performance (Fig. 3.4) is not as dramatic as that of
Lg in Fig. 3.3. The use of a thinner gate oxide will reduce the voltage capability of the device.
Therefore, while the performance is not dramatically different at a constant Vdd the thin oxide
devices cannot be operated at the same high Vdd values. The thick oxide device can therefore
achieve the to best overall peak PAE and output power density due to higher Vdd. Decreasing the
gate oxide thickness without changing anything lowers fmax (Fig. 3.7). This explains that the
thick oxide device shows a slightly better peak PAE at any given Vdd.
The comparison of the three device technologies (90 nm thin-, 130 nm medium- and 250 nm
thick-oxide) was shown in Fig. 3.5. If we compare the devices at a fixed Vdd, we notice that the
power density of the 250 nm thick oxide device is lowest. Further, the peak PAE for the 90 nm
thin oxide device is independent of Vdd down to about 0.5 V, while the 250 nm thick oxide
device's PAE begins to drop below Vdd = 1.5 V.
This difference in behavior can be explained by plotting the load lines at the peak PAE point,
as shown in Fig. 3.8 on top of the output characteristics. The load lines were calculated from the
load-impedances, and superimposed on measured DC characteristics. In this figure, we compare
the 90 nm thin oxide to the 250 nm thick oxide devices. The thin oxide device has a lower Vds,sat.
Therefore, if both devices are operated at Vdd=lV, the load-line for the 250 nm thick oxide
device intercepts Vds,sat earlier. This results in earlier and softer compression, and therefore lower
output power density and PAE. If, on the other hand, Vdd for the 250 nm thick oxide is raised to
its nominal voltage of 2.5 V, the relative impact of Vds,sat on the load-line is reduced. The device
will now compress later and sharper than at Vdd=IV, allowing it to achieve PAE levels
comparable to the 90 nm thin oxide device. The output power density will be higher than that of
the 90 nm thin oxide device at Vdd=lV, because Vdd is 2.5-times higher. This can be seen in Fig.
3.5.
3.3. Conclusions
We have studied the RF power suitability of the various device options offered in a typical 90
nm digital CMOS foundry process. We have demonstrated excellent performance at 2.2 and 8
GHz that allows implementation of integrated PAs for several wireless consumer applications.
We have found that for low voltages the 90 nm nominal devices offer the best output power and
peak PAE, but 130 nm thin-oxide devices closely match it. For higher voltage operation, the 250
nm thick-oxide devices offer the highest output power and peak PAE.

Chapter 4.
65 nm Technology
The 65 nm devices studied in this chapter were fabricated in near-production 65 nm CMOS
[16] technology flrom IBM. We compare the RF power performance of this technology with
similar devices made in IBM's 90 nm process and 0.25 tm I/O devices fabricated in the same 90
nm technology [1], which were introduced in Chapter 3. A summary of the devices is given in
Table 4.1. We have fabricated devices with a variety of layouts providing a broad range of total
device widths.
Technology Lg (nm) Tox (A) Vdd (V)
65 nm 65 11-13 1.0
90 nm 90 14 1.0
90 nm 250 51 2.5
Table 4.1: Overview of the devices used in this chapter, fabricated in either 65 or 90 nm
technologies. The gate length refers to the equivalent polysilicon half pitch dimension.
4.1. Experiments
Fig. 4.1 shows the RF power performance of two standard 65 nm digital devices at 4 GHz and
a bias of Vdd = 1 V with Idq = 26 mA/mm. Both devices have the same total gate width of 768
Am but different layout configurations. The first device is made up of 12 parallel cells consisting
each of 16 fingers with 4 Am unit finger width (we will use the notation: 12x16x4 Atm). This
device shows an output power of 13.8 dBm (31.2 mW/mm) at a peak PAE of 65.7% when biased
at the nominal voltage of 1 V. The small-signal gain is 17.1 dB. The second device uses a single
cell (1x64x12/zm). Its peak PAE is 62% with 13.8 dBm of Pout and a small signal gain of 14 dB.
The lower performance of this second device suggests that the optimum gate finger width for this
technology is closer to 4 jtm rather than 12 .Lm.
While the PAE results are high, Pout per unit gate width is smaller than for lower-integration-
level, higher-voltage technologies [17-21], which can exceed power densities of 1000 mW/mm.
Many applications, such as PA drivers or wireless LAN PA's require absolute power levels in
excess of 20 dBm. In principle, there are three ways to accomplish this: increasing Vdd,
increasing bias current (Idq), or increasing overall device width (WG,TOT). We have examined all
three approaches for the 65 nm CMOS node.
/U
60
2. 50
c 40
o 30
< 20
10
0
-10 -5 0 5 10 15 20
Pout [dBm]
Fig. 4.1
Power characteristics of two 65 nm devices with a total gate width of 768 Jim at 4 GHz. The 12
cell device delivers a peak PAE of 65.7% at a power of 13.8 dBm (31.2 mW/mm) at a voltage of
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Power performance for the 12x16x4 AIm, 65 nm device at 8 GHz vs. Vdd. For each Vdd, the device
is tuned to peak PAE. The gain is the small signal gain.
Fig. 4.2 shows the RF power performance of the 65 nm logic device as a function of Vdd at 8
GHz. The device is biased at a constant current and tuned to the peak PAE point for each change
in Vdd. We find that Pout increases quadratically with Vdd, as expected from simple theory. PAE
exhibits a broad plateau with a best value of 53 % being obtained at around the nominal voltage
of 1 V. PAE is found to drop for very low values of Vdd as well as for Vdd beyond 1 V. At low
voltages, PAE is limited by Vds,sat and at high voltage by impact ionization. This can be seen in
the output characteristics of this device in Fig. 4.3. Since reliability is also expected to be rapidly
compromised for Vdd>l V [1], 1 V represents a reasonable limit for Vdd for this technology in
this application.
Fig. 4.4 shows the power performance as a function of the bias drain current, Idq, at 8 GHz and
at Vdd=l V. The figures shows PAE, Pout, the small signal gain, as well as actual DC drain
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Fig. 4.3
Output characteristics of the 12x16x4 Itm, 65 nm device for Vg = 0.2 to 1 V in 0.2 V steps. For
small values of Vgs and high values of Vds, impact ionization effect can be seen. Overlapping the
device characteristics is the load line corresponding to a bias point of 1 V.
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Fig. 4.4
Performance of a 65 nm device (12x16x4 jtm) as a function of bias current. Idq is the quiescent
drain current (no Pin), and Id is the drain current at peak PAE. The device is self biasing and the
peak PAE, Pout and Gain do not change much with bias current.
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current flowing through the device at the peak PAE point (Idq refers to the DC current without
RF signal being applied). Interestingly, the RF power performance is broadly insensitive to the
actual value of Idq. The peak PAE only varies from 50 % to 52 %, and Pout from 20 to 26 mW,
over an 1 x increase in Idq. This is because of the high degree of device self-biasing that is taking
place. While Idq increases by more than a decade in this figure, the actual DC current at the peak
PAE point only increases by about 30 %, from 36 mA to 47 mA.
The third and potentially most effective way to attain more power is through gate width
scaling. Fig 4.5 shows the impact of WG,TOT scaling on the RF power performance. In this figure,
WG,TOT is varied by connecting increasing numbers (Nc) of fixed-size 64x12 tim cells in parallel.
As WG,TOT increases, Pout increases initially but then saturates to a maximum power
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Fig. 4.5
Power performance as a function of device size for 65 nm devices (1, 2, 3, 4 and 6 parallel cells
of 64x12 jim each) and 90 nm devices (1, 2, 4 and 8 cells of 48x16 Jim). As the number of cells
and thus device width increases for the 65 nm devices, PAE drops while Po,t saturates. The
behavior of 90 nm is very different as Pot continues to increase with device size. Given the
independence of power on frequency over the range that is studied in this work (see 4.), we have
included a data point for a very wide 90 nm device (6.1 mm) that was measured at 2.2 GHz.
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Fig. 4.6
(a, left) Simplified model schematic to create a multi-cell device from a number of single cell
devices (b, right). The intrinsic device cells of the single cell and the multi-cell device are
identical. Adding parallel single cell devices requires parasitic resistances to match the
increased wire resistance of the multi-cell device's backend. The model parameters were
extracted using S-parameter measurements from a single cell and the multi-cell device.
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Fig. 4.7
Y11 comparison of a two-cell device (2x48x16 Aim) with the model. When using two parallel
1x48x16 /m device measurements, the match with the two-cell device is mediocre. Adding
parasitic resistances on the source, gate and drain, as shown in Fig. 4.6b, results in a much
better match with the two-cell measurements. The other Y-parameters exhibit a similar picture
and are omitted to preserve clarity in the graph.
level of about 49 mW. PAE drops correspondingly. This is an anomalous behavior which
deserved further study. Regardless of its origin, the power level of about 50 mW that was
attained is nevertheless sufficient to enable lower-power system-on-chip applications such as
Bluetooth Class 2 and 3 [22].
We have obtained excellent efficiencies and gains at very small voltages and relatively high
frequencies. However, power scaling through device size appears to be limited to about 50 mW.
The next section will discuss the cause we believe is responsible for this phenomenon, and
suggest ways to mitigate it.
4.2. Discussion
In order to understand the origin of this maximum power limit for large multi-cell devices, we
have carried out S--parameter measurements and extracted a small signal equivalent circuit model
for these devices as a function of the number of cells that are placed in parallel. We have
measured the S-and Y-parameters for a single cell device. Ideally, a multi-cell (Nc) device
should exhibit the same Y-parameters as Nc individual single-cell devices wired in parallel (Fig.
4.6a). However, when we do this in the simulation environment, we find significant
discrepancies (Fig. 4.7). These differences between the multi-cell device and Nc single cells in
parallel must arise from differences in the backend wiring parasitics, as the intrinsic device is
identical. Fig 4.7 also shows the performance of a revised multi-cell model (Fig 4.6b) that take
into account the added parasitics in a multi-cell device. Parasitic resistances in the gate, drain,
and source of each individual cell were required. We optimized these resistances for a close
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Fig. 4.8
Small signal extracted parasitic scaling resistances (Rg and Rs+Rd). To construct a multi-cell
device from single-cell devices, these resistance must be added into the single cell unit (NFx WF
= 48x12 tim = 768 lim) as shown in Fig. 4.6b..
match with the measured Y-parameters of the multi-cell device. We are assuming that the added
source and drain resistances are the same, because their impact on the Y-parameters is very
similar, which makes it hard for the optimizer to distinguish them. The presence of the
resistances helps to improve the Y-parameter match, as we saw in Fig. 4.7.
Fig 4.8 plots the evolution of the additional back-end parasitic resistance associated with the
gate and the source plus drain. This resistance is required in order to match the multi-cell Y-
parameter measurement with an increasing number of single cells, placed in parallel. As the
number of cells increases, the parasitic BEOL resistances per unit cell increase as well. This is
because, due to pads, backend wiring, and geometry constraints, not all metal wire sections scale
in proportion with the number of cells. The increased resistance results in source degeneration
and resistive power loss, and therefore lower PAE, gain and Pout.
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Fig. 4.9
Model of the peak PAE (left) and Pout performance (right) with scaling, matched to the 768 1lm
device, and using the resistances from Fig. 4.8. The graph also shows the ideal scaling behavior,
as well as that of reducing the extracted resistance by 50%.
To prove this, Fig. 4.9 shows the RF power performance prediction of a simple model, based
on the same resistances shown in Fig. 4.8, as well as half of that resistance. These simulations
have also been carried out in ADS. The model assumes that the performance of each unit cell is
identical, except that the parasitic drain and source resistances (Rparasitic) reduce the fraction of
DC power (PDc) that is converted into RF power (Pout) in the device. The DC power will scale
with the number of cells:
PDoc, = Nc IDOVdd Eq. 4.1
where Nc is the number of parallel device cells, and IDO is the drain current for a single cell
device. Because of the parasitic resistance, some of this power will be lost, and not all the DC
power reaches the intrinsic device. If we denote Ppa. as the DC power lost in the resistor, we
have:
Ppara = c(Nc ID )2 RN Eq. 4.2
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where c is a constant depending on the waveform, typically between 1 and 2, RN is the additional
parasitic resistance for the Nc cell device, PAEo is the peak PAE for the single cell device, and
PDCN is the total DC power for the Nc cell device. The RF output power will then depend on the
amount of DC power into the intrinsic device, as well as the efficiency of the device to convert it
into RF power:
Pout,N = (PDC,N - Ppr )PAEo Eq. 4.3
where Pout,N is the output power for the Nc cell device. Finally, the NC cell PAE is computed
from the RF power and overall DC power:
PouN
PAE out Eq. 4.4
PDC,N
where PAE is the power added efficiency for the Nc cell device. For a fixed PDc, the loss in Pout
results in a lower PAE. The power loss is proportional to the RN, and Pout is a linear function of
RN. The model is optimistic, as it does not take into account source degeneration, nor the non-
ideal shape of the output waveform. It also omits the self-biasing aspects, which will impact the
load-line. In spite of these shortcomings, the model captures the relevant scaling behavior and
shows the sensitivity of performance to the resistance. Fig. 4.10 shows the behavior of the peak
PAE and Pout as a function of device width. We can combine the equations 1-4 to obtain more
compact expressions for PAE and Pout:
PAE = ( clR Nvdd NC PAE o  Eq. 4.5
Pout,N =(Nc IDooV, -c(Nc Io)2 R )PAEo Eq. 4.6
The scaling behavior with Nc is now easier to analyze. Eq. 4.5 shows that PAE falls linearly
with Nc, as seen 'in Fig. 4.6. Eq. 4.6 shows that the output power follows a parabolic shape.
Therefore, a maximum for Nc can be found, which is given by:
N Vdd Eq. 4.7
2clIoRN
PAENsat = IPAEo
2
S2 Eq. 4.8
Psat PAE
4cR N
Using this, we can compute the output power and PAE at the maximum power level. These
values are shown in Eq. 4.8. It is interesting to note that when the peak output power is reached,
the model predicts the PAE to have dropped to 1/2 of its original (Nc small) value. This simple
model shows the critical impact of the interconnect resistance on the RF output power that can be
achieved. Carefull layout optimization and use of existing 4x-thickness upper metal levels for
cell wiring should ameliorate this deleterious effect and enable the 65 nm node to scale the
power level in a similar fashion to the 90 nm node, at equal supply voltage. The increased
inductance or capacitance of the additional metal can, in principle, be resonated out with the
source and load impedances.
The model also suggests that an improvement in the efficiency will allow the designer to wire
more devices in parallel and achieve a higher overall power level before PAE drops below the
desired minimum. In Eq. 4.6, the output power is roughly proportional to the single cell PAE
(PAEo).
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Fig. 4.10
Correlation of peak PAE with fm (extracted at V8s = 0.4 V and Vds=l V) for the 5 different 65
nm device sizes (each cell is a 65 nm device of 64x12 im), as well as the optimized device layout
(12 cells 16x4 tm devices)
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fmax vs. unit finger width for a 1 cell device, keeping overall width the same (NF x WG,F = 768
jpm). Large finger width hurts fm because of Rg. Narrow finger width hurts because of
distributed effects involving the large number of device fingers that must be parallelized
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We are interested in studying in detail the dependence of PAE on various layout decisions.
Doing this with sets of power measurements is difficult, because time constraints would limit the
number of bias points and devices that could be studied. Instead, we are using fmax as a predictor
for PAE, which has a high correlation with the measured peak PAE. This can be seen in Fig.
4.10, which compares the peak PAE and fmax for devices of various total width. The peak PAE
performance and f.x are highly correlated. If fmx, is much larger than the frequency of operation,
the peak PAE eventually levels off to a rather high value. Because fmax correlates so tightly with
PAE, we will next discuss strategies to improve fmax (and therefore power performance) through
layout optimization. Fig. 4.11 and Fig. 4.12 show the impact of device layout on fmax for a device
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Fig. 4.12
Breaking the 65 nm device up into multiple cells in parallel, both the number offingers and their
unit width are scaled down at the same time. This method can achieve higher fax values (51.4
GHz vs. 43.7 GHz) at identical bias conditions. However, too many cells in parallel hurt
performance due to the excessive wiring required, as seen by the drop in fmx as the number of
cells increases beyond 50.
with a fixed WG,TOT = 768 Am. While the fa for small logic devices is well above 200 GHz
[23,24], it is substantially lower for the large power devices. This is very similar to what we
observed in the 90 nm node [1].
Fig. 4.11 shows the impact of the device aspect ratio of a single cell device on fma. The
abscissa plots the unit finger width. As this increases, the number of fingers that must be placed
in parallel to obtain a given total width has to decrease. An optimum value of unit finger width is
obtained at about 6 um. For narrow fingers, the number of fingers that must be parallelized is
large and this introduces increasing distributive losses. For wider fingers than the optimum, the
finger gate resistance increases and this degrades fmax.
In Fig. 4.12 we show the impact of device cell size, as we break a cell into many sub-cells in
parallel. We can see a large improvement in fmax when going from a single cell with many wide
fingers to an array of many cells with shorter and fewer fingers per cell. Throughout this
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Fig. 4.13
Performance comparison of the 90 nm and 65 nm devices as a function of frequency. Both
devices have a total width of 768 ALm (65 nm: 64x12 Alm and 90 nm: 48x16 Alm). The output
power is independent offrequency, and essentially identical for both devices, while the peak PAE
for this 65 nm device is slightly lower.
experiment, the total device size WG,TOT (N x NF x WG,F) remains constant. The data of Fig. 4.12
explains the results of Fig. 4.1: a large improvement in fma can be obtained by connecting many
smaller devices (cells) in parallel. Fig. 4.12 suggests that the optimum cell size is 16x4 Itm, with
12 cells in parallel achieving a total width of 768 jm.
4.3. Technology Scaling: 65, 90 and 250 nm
We now compare the RF performance of three different generations of CMOS technologies,
combining the 65 nm results with those obtained on a 90 nm wafer [25] containing 90 and 250
nm devices. The longer 250 nm devices on the 90 nm wafer are used to drive input/output pads
and approximate both the structure and performance of its corresponding CMOS generation. The
device geometries are 1x64x12 /.tm, 1x48x16 gm, and 1x30x20 Jm for the 65 nm, 90 nm and
250 nm devices, respectively. The change in finger width is necessary to compensate for the
increasing gate resistance as Lg is decreased.
Fig. 4.13 shows the peak PAE and Pout performance as a function of frequency, for single cell
nominal 90 nm and 65 nm devices. While the peak PAE performance of both devices drops
rapidly with frequency, the Pout at the peak PAE point is largely unchanged. This is expected.
There is no substantial difference in behavior between the 90 and 65 nm devices, though the 65
nm device has a slightly lower peak PAE across all frequencies. The similarities of the two
technologies can also be seen in Fig. 4.11, where the two standard cells (1x64x12 utm and
lx48x16 /m) achieve roughly identical fx,, figures.
Fig. 4.14 shows the Vdd behavior of the three technologies. This graphs shows the peak PAE
and output power density vs. Vdd at 8 GHz for devices with an identical WG,TOT. We note that, at
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Fig. 4.14
Peak PAE and output power density at 8 GHz as a function of Vdd for three different CMOS
technologies.
their respective nominal voltage of Vdd = 1 V, the 65 nm devices have a somewhat lower
performance than the 90 nm and the 250 nm device on the 90 nm wafer, likely due to the higher
interconnect resistance described above. For high values of Vdd, the 65 nm device exhibits
slightly inferior performance when compared to the 90 nm and 250 nm devices. However, up to
about Vdd = 1 V, the 65 nm device has similar performance as the 90 nm device. The 250 nm
device yields a lower power density at a fixed Vdd, but because it is able to operate at a much
higher Vdd, the maximum power density that it can achieve is the largest of all three
technologies.
While the device performance of the 65 nm and 90 nm devices is very similar with respect to
Vdd and frequency, a significant difference in performance was seen when looking at the device
width scalability (Fig. 4.5). Both technologies show a decreasing PAE with increasing device
width. However, as noted earlier, the power level of the 65 nm devices saturates while that of
'- m Ia -4-AC-4
the 90 nm devices continues to rise as the number of cells in parallel increases. While some of
this arises from back-end scaling, the largest difference between the 90 nm and 65 nm
experiments is a change in the metal routing used for the multi-cell device layout. It is important
to note that the use of the thicker back-end metal process options, wider metallization and a
layout that scales well with the number of cells, should allow a more mature 65 nm technology to
perform on par with the 90 nm technology. Optimizing the source and load impedances will
resonate out the additional parasitic capacitances and inductances.
For low power levels (below 16 dBm or 40 mW), the 65 nm technology CMOS node offers
excellent efficiency over a broad frequency range (up to about 10 GHz). Its RF power
performance approaches that of 90 nm devices both in peak PAE and output power density. The
relatively high back-end resistance of the BEOL of 65 nm CMOS leads to difficulty in scaling
output power by wiring many fingers and cells in parallel. A maximum power level of 47 mW at
Vdd = 1 V has been obtained. Simulations indicate that further optimization of device layout,
including the use of stacked or thicker upper metal levels should mitigate the negative effects of
BEOL resistance scaling. Through this, the 65 nm node can provide efficient integrated power
amplifier functionality for many applications, even in a deeply-scaled logic CMOS technology
without costly PA.-specific adders.

Chapter 5.
Power Device Model
In chapters 3 and 4 we discussed the RF power performance for many different device
geometries and technologies (65 nm, 90 nm, 130 nm and 250 nm). We also demonstrated how
the power performance varied as a function of bias and frequency. This chapter introduces a
simple device model that provides understanding of the different dependencies that have been
observed. The goal is not to create a highly accurate but complex model - but rather to have a
very simple, physics-based model that is able to predict the correct trends in the power
performance and that helps us to chart the capabilities of future CMOS generations.
Fig. 5.1 shows the measured DC characteristics of the standard 90 nm device (1x48x16 .tm), as
well as the sketch of a typical load-line in compression. This figure shows the regions of the IV
characteristics one needs to focus on when developing a device model for RF power. We can see
from the figure that the load-line sweeps through the sub-threshold region at high Vds>>Vdd. For
Vds<<Vdd, the device enters the linear region (Vds<Vds,sat) and the load-line will extend until the
on-resistance (Ron) limits the drain current. The model must be able to capture these key regions
of the DC characteristics. Other concerns in power operation are the maximum Vds that the
device can operate: at (breakdown voltage), and the RF loss on the gate and drain as a function of
frequency. The model described below captures all these critical parameters. We will use this
model to simulate: device behavior in Agilent ADS, using harmonic balance simulations. This
helps us to get a more accurate picture into why performance deteriorates with frequency, and
how the output power scaling seen in chapter 4 exhibits a limit as the number of cells is
increased.
4UU
300
200
100
0
0 1 2 3
Vds [V]
Fig. 5.1
DC characteristics of the 90-nm device (1x48x16 lim) with indicated load-lines. The model must
focus on the device regions that the load-line occupies. The DC data shows self heating effects
for high Vds, Id values.
5.1. Model Structure
The basic model is shown in Fig. 5.2. The model contains 7 parameters which are described
next. The voltage-controlled current generator requires three parameters. It consists of the
threshold voltage (VT), below which the device is non-conducting. The exponent term (exp) is
needed because the transconductance is not constant with bias (we will discuss this in section
5.2.). The current term is proportional to the factor k.
The maximum current will be limited by the device's on-resistance (Ron), and the breakdown
voltage (BV) is implemented as a diode that turns on sharply at BV.
The model also includes the input and output impedance networks. They consist of pad,
interconnect and intrinsic gate-to-source and drain-to-source parasitics, as well as the output
conductance of the intrinsic device. In a load-pull setup, we can assume that the reactance of the
device is resonated out by the impedance matching network, leaving only the resistive
components. Therefore, for the purposes of RF power estimates, the aggregate of the gate and
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Fig. 5.2
Full device model (top) and simplified equivalent model (bottom). The model is a large signal
model. The R-C networks on the drain and gate are simplified into a single frequency dependent
resistor. The assumption is that the reactive components of the device are resonated out by the
source and load impedances. The other model elements include the current generator (k, VT,
exp), the breakdown voltage (BV) and the on-resistance (Ron).
drain parasitics can be modeled as a frequency dependent resistor, RGS = Real{ Zs(f) } and Ro =
Real { ZDs(f,Bias) }.
5.2. Parameter Extraction
Model parameters are extracted with the help of DC and S-parameter measurements. DC
measurements of the output and subthreshold characteristics allow for extraction of VT, BV, Ron
as well as k and exp. Typical values for the 65 nm and 90 nm standard devices are shown in
Table 5.1. The parameters for k, exp and VT are extracted by matching the subthreshold curve at
Vdd=lV, shown in Fig. 5.3. The parameters are treated as matching parameters, with the goal of
providing an accurate match of the subthreshold current around VT.
The on-resistance (R.o) is extracted from the measurement with V,s=l V, Vds=0.01 V, where
Ron = Vds/Id. The RGS and Ro values are extracted from the output impedance of the device at the
frequency of interest. For this, in Fig. 5.4 the output resistance extracted from small signal
measurements, 1/Real(Y22), is plotted as a function of VGS for VDos=VDD. We observe that this
parameter is strongly bias point dependent. For low VGS, the device is turned off and Ro is large.
For values of VGs below threshold, Ro rapidly drops and then levels off. Our simple model
requires a fixed value for Ro. The load line sweeps through different regions of device
operations (Fig. 5.1). This makes the choice of Ro challenging. We have found that a good
choice for Ro is around the class AB bias current (indicated in Fig. 5.4). Using a non-uniform
value of Ro is difficult to implement in the simulation environment, because of discontinuity
concerns [26]. It would also introduce additional complexity to the model. The extraction of Rgs
is easier because there is no strong bias point dependence (Fig. 5.5) unlike the case for Ro.
Therefore, Rgs simply is the input resistance to the gate, 1/Real(Yi ), measured at the appropriate
frequency and Vds=lV, Vgd=VT.
Parameter 65 nm Device 90 nm Device
VT (V) 0.27 0.40
K (S) 0.39 0.55
Exp 2.32 1.60
Ron (Q) 2.3 2.3
BV (V) 3.5 4
Rgs at 8 GHz (Q) 246 215
Ro at 8 GHz (2) 120 110
Table 5.1
Model parameters
1
0.1
0.01
0.001
extracted from DC measurements, for the 65 nm and 90 nm technologies.
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Fig. 5.3
Example fit of the subthreshold curve at Vds= 1V, for the 90 nm device. The extracted values for
VT, k and exp are shown in Table 5.1.
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Fig. 5.4
Measured output resistance (Real(Y22)) as a function of Vgs, for two frequencies at Vds=1V. The
data shows that Ro, is bias dependent. The model assumes a bias-independent Rdos. Choosing a
constant value around threshold (indicated) provides the best compromise.
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Fig. 5.5
Measured input resistance (Real(YDl)) as a function of Vgs, for two frequencies at Vds= V. The
data shows that Rgs is largely bias independent. Model parameters were chosen at Vgs= VT.
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5.3. Model Results
Model simulations were performed at ADS. Because the model assumed that reactive
components can be resonated out, the lack of capacitances or inductors allowed the actual ADS
simulation to be done at an arbitrary frequency. The model Rgs and Ro were set according to the
power device frequency that was simulated. The simulation optimized for both peak PAE and
output power, using Vgs, Rsource and Rload as parameters. Fig. 5.6 compares the ADS simulations
and measurements of the peak PAE and output power as a function of frequency. The general
trends of the measurements are present in the simulations, such as the frequency independence of
the output power (until the gain approaches unity at very high frequencies) and the drop of peak
PAE with frequency. Also, both the 65 nm and 90 nm devices show very similar model
performance.
We can now apply the model to the question of device scaling. Fig. 5.7 shows the model
performance for different values of parasitic resistance for the 65 nm scaling experiment
discussed in Chapter 4. As the simple model of Chapter 4 suggested, the peak PAE is dropping
with the number of parallel devices, while the output power rises and eventually levels off and
decreases. The model is different from the analytical one introduced in Chapter 4. The circuit
model presented here relies on device predictions using harmonic balance simulations. It is able
to properly take the full impact of the parasitic backend resistances into account, such as source
degeneration for example. The model only required DC and S-parameter measurements, which
are readily available. It does not require RF power measurements. The analytical model in
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Fig. 5.6
Model performance comparison with measured power performance, as a function of frequency.
The model uses the parameters of Table 5.1. The model for each technology roughly matches the
behavior of the data. The output power is frequency independent up to very high frequencies,
while the peak PAE decreases.
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Fig. 5.7
Model performance compared to the 65 nm device scaling measurements. Depending on the
parasitic resistance for the overall device, the drop in peak PAE and the maximum output power
can vary significantly. The model assumes a constant backend resistance that does not scale
with the number of cells.
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Chapter 4, on the other hand, is based entirely on adjusting the output power (Pojt) and PAE
equations, using only the RF power measurement results.
The simple circuit model presented here also highlights the sensitivity to the parasitic
resistance, as seen in Fig. 5.7. If the backend contains a fixed 0.25 Ohm resistance associated
with the device pads (it is independent of Nc) in the source, drain and gate, the model predicts
peak power levels above 100 mW. However, if this resistance increases to 1 Ohm, the power
will be limited to less than 30 mW.
This model allows us to estimate the maximum output power that can be achieved in a given
technology. It is clear that the limiting mechanisms are the parasitic resistances, which dissipate
power and result in an I-R drop. In the best case scenario, the lowest resistance is achieved with
a metal plane above the device directly connecting to the bond pad. Assuming a square device
area, this would require a minimum of two to three metal squares. The sheet resistance of a thick
metal layer is approximately 25 mQ/o. Therefore, we can expect about 75 mQ of parasitic Rs
and Rd. Another contributing resistance would be the bond wire resistance, which is estimated at
around 103 mQ [27] for a 2 mm long wire of 1.0 mil diameter. It is therefore conceivable that
the lowest parasitic resistance is about Rs=Rd=Rg=180 m92. Extrapolating Fig. Fig. 5.7, this
would place the maximum power for the 65 nm device to about 100-150 mW.
At the maximum power level, the peak PAE will have dropped significantly from its single-cell
value (the simple model suggested a drop to ½2 its original value in Eq. 4.8). In Figs. 4.5 and 4.9
we saw the peak PAE decreasing with the number of cells. Design requirements may dictate a
minimum acceptable value for peak PAE. Therefore, this also places a limit on the number of
parallel cells, consequently also limiting the total output power to less than its maximum
possible. This hold especially true for higher frequencies, where the single-cell peak PAE is
already quite low (see Fig. 4.13).
We would like to find the maximum output power at a given frequency, subject. to a required
peak PAE level. Clearly, as the demands on peak PAE rise, the maximum output power at that
PAE level will be reduced. The next chapter will discuss how we can develop a picture that is
able to capture all of these tradeoffs.
Chapter 6.
Discussion
Chapters 3 and 4 have shown measurements that establish the trends of the output power and
peak PAE with frequency and multi-cell scaling. The models developed in chapter 4 and 5 help
us to formulate the trends seen in the measurements. This chapter will draw on this to derive
empirical expressions for the output power and peak PAE, as a function of device size and
frequency of operation. This will allow us to derive a compact picture that helps us to
understand the impact of CMOS scaling on the power performance.
From Fig. 3.3 we saw that the peak PAE is roughly linearly decreasing with frequency (f),
extrapolating to zero at a maximum frequency (f,,t), and roughly its class-B theoretical value
(id4) at DC. We can capture this as:
PAE = - 1 Eq. 6.1
This is the efficiency for a single cell device. If we start to place multiple devices (Nc) in
parallel, the peak PAE will drop even further due to the parasitic resistance as discussed in
chapter 4. Depending on the parasitic resistance and its scaling behavior, there is a maximum
number of cells in parallel beyond which the output power is no longer increasing (Nsat). Fig. 4.5
and the simple model described in chapter 4 suggest that the peak PAE will drop linearly with
the number of cells. At Nc = Nsat, the peak PAE has dropped by half, so that for Nc = 2 Nsat it is
reduced to zero. Therefore, we can modify Eq. 6.1 to take this into account:
PAE = - - 1 satt  Eq. 6.2
Similar considerations can be done for the output power. Fig. 4.13 demonstrated that the
output power is independent of frequency. Therefore, it will only be impacted by the number of
parallel cells, and the parasitic resistances. A single cell device produces PNc=1 of power. At Nc
= Nsat, the power has saturated to the maximum possible (Psat), which can be found either from
the measurements in chapter 4, or the model results from chapter 4 and 5. A first order
expression of the simple model in chapter 4 was found as:
Nsa, V• (Eq. 4.7)2 clooRN
and
Psat, = RN PAEo (Eq. 4.8)
4cR,
We can use these equations, or choose values based on the measurement observations if a more
accurate fit without an analytical solution is needed.
Based on the simple model in chapter 4, and the more detailed model discussed in chapter 5,
we will assume that the power increases from PceIn to Psat in a quadratic way. Therefore, we can
capture this as
S ce a1 Na -N Eq. 6.3
This expression captures the peak in output power, and for Nc>Nsat, the power starts to
decrease, as seen in Figs. 4.5 and 4.9. We can now use the equations for peak PAE and output
power (Eq. 6.1 and Eq. 6.3) to graph constant PAE contours in the power-frequency space. We
can combine the two equations to give a single expression for output power, using frequency and
desired PAE as its variables:
Eq. 6.4Pout PNc= + (P,, - P,, X)(1 - a2)
with
- PAE 1
a 
1 --1/Nsat
This is shown in Fig.
possible output power
frequency is increased,
output power shows an
limit, the PAE rapidly
maximum at Nc=Nsat.
power level to:
6.1. For a fixed level of PAE, as the frequency increases, the maximum
will decrease, as Fig. 6.1 shows. From the figure, we see that as the
the peak PAE gradually drops and will eventually reach zero at feut. The
upper limit, set by Psat. It is important to note that when approaching this
drops. In fact, Eq. 6.2 and 6.3 illustrate this: the power reaches its
At low frequencies, the PAE from Eq. 6.2 then simplifies at its peak
PAE(Pa ) = - Na= 39.2%
4( 2Nsat4
Eq. 6.5
Therefore, unlike the frequency limit at which PAE gradually dropped to zero, the maximum
power limit at low frequencies shows a peak PAE of 39.2%. This can be seen in Fig. 6.1, as the
sharp drop of PAE as the output power reaches Psat.
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Fig 6.1.
Constant PAE contours using the model, illustrating the output power that can be achieved at a
given frequency. The higher the desired PAE, the lower the power and frequency. The power
has an upper limit set by the backend parasitics, while the frequency has an upper limit related
to the device gain and f,,. The values in the graph are based on the 90 nm technology, which we
expect to be able of delivering 140 mW of power (Psat) with a maximum power at Nc,sat=12 , and
a maximum operating frequency of 21 GHz (fsat).
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6.1. Frequency and Power Limits of 65 nm, 90 nm and
250 nm technologies
With the insights developed in the previous section, we can now complete the picture of the
CMOS application space from the introduction (Fig. 1.9). Both from chapter 4 and the model
results shown in Fig 6.1, we can get an estimate on the maximum power level that can be
achieved by combining multiple device cells. For the 90 nm node, this is estimated to be about
140 mW at PAE = 50% for low frequencies, based on the measurements shown in Fig. 4.5. The
65 nm node saw a peak power level of about 50 mW (chapter 4). From the literature [28,29] and
Fig. 1.3, we estimate the 0.25 jim technology to give about 1W. The frequency limit for a single
cell device in the three technologies is estimated to be roughly identical. We draw this
conclusion from the measured fmax for the standard devices, seen in Fig. 3.7 and Fig. 6.2.
We can now estimate the power capability. Fig. 6.3 shows the 50 % PAE contours in the
frequency/power space, for 65 nm, 90 nm and 250 nm technologies. As the technology is scaled
down, the maximum output power decreases due to the lower Vdd (consistent with Fig. 1.3). The
power capabilities of 65 nm still include a good portion of the application space, but leave out
the higher power applications. The backend layout issues seen in Chapter 5 cause the maximum
power level in the 65 nm node to be lower then that of the 90 nm node.
Optimized Layout
WG,TOT = 768 pm
Id = 26 mA/mm
Vdd = Vnominal
90 nm
Gate Length
Fig 6.2.
Impact of device layout on the device f,. The standard single cell device is shown in the solid
bars. Using an optimized device layout by breaking the device up into multiple smaller cells, fa
can be improved significantly. This becomes more critical as the technology is scaled down.
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Fig 6.3.
Estimated contour of 50% peak PAE, for three different technologies, illustrating the power vs.
frequency behavior. The estimates are based on extrapolation of measured data.
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In chapter 3 we saw the impact of the device layout on fmax. Fig 6.2 also includes measured fmax
data for the best layout we fabricated (using many smaller devices in parallel as opposed to s
single cell). Here, we can see that if we re-optimize the single cell standard device, the 65 nm
technology shows the largest potential for pushing into higher frequencies. For the 0.25 Am
device, we expect the layout decisions to be less important, because the unit cell is relatively
small with respect to the intrinsic device dimensions (the gate aspect ratio, WG,F /Lg in only 80:1
for the 0.25 Am device, as opposed to about 230:1 for the 90 nm device).
If using an optimized layout, then the maximum frequency limit will improve as we scale the
technology. This leads us to revise Fig. 6.3 into the results shown in Fig. 6.4.
We expect the output power limit to decrease as technology is scaled. This is primarily due to
the Vdd scaling. Because the nominal voltage between the 65 nm and 90 nm devices has changed
only marginally (both quote Vdd=l V but the 65 nm device has a somewhat lower breakdown
voltage), their output power performance should be very similar. On the other hand, the 250 nm
device has a much higher Vdd of 2.5 V, and is therefore able to produce higher output power
levels. This picture is consistent with Fig 1.3. The frequency limit can be pushed out with
scaling technology. However, in order to realize this improvement, careful layout design
considerations have to be made, because the reduction of Vdd results in an increase of bias
current and vulnerability to I-R losses in the backend, as we saw in chapter 4 and 5.
Based on our measurements and the model estimates, we were able to identify the trade-offs
that exist when scaling CMOS devices for RF power. The reduction of Vdd will directly translate
into a lower output power. On the other hand, device scaling increases the speed of the intrinsic
device, which can translate into higher frequency performance. But in order to capture this
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Fig 6.4.
Estimated 50% peak PAE contours, from Fig. 6.2, redrawn taking the device layout optimization
into account. Layout optimization can help to push out the frequency limit for the PA device.
The 65 nm technology profits from optimized layout the most, as seen in Fig. 6.3.
improvement in the frequency response, a careful layout of the device is essential. Layout is also
critical in reducing parasitic resistances that can substantially limit the possible output power.
We demonstrated that the device layout decisions are becoming increasingly important as CMOS
is scaled down, substantially reducing the output power if not properly optimized. If the layout is
properly taken into consideration, the loss of output power due to multi-cell scaling can be
lowered, and scaling will push out the operating frequency. The loss of power density due to a
lower Vdd, however, is fundamental, and therefore scaled CMOS will always result in a reduction
of the maximum possible output power.
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Chapter 7.
Conclusions and
Recommendations
We have studied the RF power suitability of CMOS technology from 250 nm to 65 nm. Both
the 65 nm and 90 nm technologies have a nominal voltage of 1 V. At a bias of 1 V, the 90 nm
nominal devices offer the best output power and peak PAE, but 65 nm devices closely match it.
The 90 nm technology achieved a peak PAE of 59% at 8 GHz, with a power density of 28
mW/mm. The 65 nm technology achieved a peak PAE of 53% at a similar power density of 29
mW/mm at 8 GHz. If one allows for optimum voltage selection, the 250 nm thick-oxide devices
offer the best output power and efficiency at the highest voltages, with 59% peak PAE at 124
mW/mm output power density at 8 GHz and Vdd = 2.5 V.
We have shown that the device layout has a large impact in the power performance. A single
cell 65 nm device exhibited a peak PAE of 62% at 4 GHz. Breaking it up into many smaller
cells, but of the same total width, increased the peak PAE to 66% while maintaining the same
output power.
We also demonstrated that in order to increase the overall output power, scaling the device
width is very effective. This is best done by wiring together many smaller unit cells. However,
as the device size increases, parasitic resistances start playing an important role and eventually
limits the maximum output power that can be achieved through width scaling. We also showed
that as the device width increases, the peak PAE decreases due to the loss in the parasitic
resistances. This results in a tradeoff between output power and peak PAE, as we change the
device width.
Another important tradeoff we have shown is the frequency dependence of the power
performance. The peak PAE drops roughly linearly with frequency, while the output power is
independent of frequency over a broad frequency range. All three technologies are capable of
amplifying signals up to about 20 GHz, although the PAE drops significantly as the frequency
approaches this boundary.
Through measurements and model predictions, we were able to analyze how gate length
scaling impacts the power performance. We found that the reduction of Vdd associated with
scaling causes the output power density, and therefore the output power, to drop. Lowering Vdd
also makes the device more susceptible to parasitic resistances, because for a constant amount of
power, higher currents are needed.
Device scaling increases the speed of the intrinsic device, which translates into a higher fax
and higher PAE at a given frequency. But in order to capture this improvement in the frequency
response, a careful layout of the device is essential. Layout is also critical in reducing parasitic
resistances that can substantially limit the maximum possible output power. We demonstrated
that the device layout decisions are becoming increasingly important as CMOS is scaled down.
If the layout is properly taken into consideration, scaling can be instrumental in enhancing the
operating frequency of CMOS.
Designers using a deeply scaled CMOS technology have to decide which device to choose
for the power amplifier. The first question to consider is whether thicker oxide I/O0 devices or
higher voltages are available in the design. This is mostly a question of cost, likely to be
determined by other system components. If thick I/O devices are available, it makes sense to
choose them for lower frequency applications, such as 2-5 GHz, because of their higher power
capability. If the frequency of operation is approaching the limits of the thick-oxide devices (10-
20 GHz), the design can benefit by using the nominal thin-oxide devices, because they offer
better frequency performance. If both the frequency and power demands on the application are
very relaxed (e.g. in a low power bluetooth design), the choice of the device type should be
guided by non-technology factors, such as existence of previous designs, cost or convenience.
Future research can focus on many issues discussed in this thesis. Device layout decisions are
very important. However, a most important contribution to understanding the capability of
CMOS would be to populate the frequency-power tradeoff estimates in Fig. 6.1 with actual
device measurements. If this is done for different technologies, designers could understand and
compare technologies and their limitations, by using a set of very simple but powerful figures.
The results of each technology could be combined into a graph similar to Fig. 6.4. In Chapter 4
we saw that the output power of the 65 nm device was limited by layout issues in the width
scaling. With proper layout, we expect the 65 nm device's output power performance to be
similar to that of the 90 nm device. This is indicated in Fig. 7.1.
Populating Fig. 7.1 with actual measurements, a single graph would be able to show the
benefits and tradeoffs of different CMOS technologies. Ultimately, one could also include
alternative technologies to CMOS, such as SiGe HBTs or III-V semiconductors to provide a
comparison on an even broader choice of technology.
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Fig 7.1.
Expected 50% peak PAE contours, from Fig. 6.4. This figure assumes an optimized backend
layout for the 65 nm devices, resulting in an improved width scaling. We expect the maximum
power of the 65 nm devices to come close to that of the 90 nm devices.
__
i
,·
Appendix A
Measurement Theory
This section describes the measurement configuration and calibration procedures. In a single
tone power measurement, shown in a simplified form below (Fig. A.1), we are typically
interested in the following measurement parameters:
Pin The available RF input power to the device under test (DUT). If the device is not
perfectly matched, some of this power will be reflected back to the source, and the actual
power entering the device will be reduced.
Pout The RF output power that leaves the DUT
Vgs The gate-source bias (or Vbe for BJTs). This is the voltage applied on the source side of
the device, also is commonly referred to as Viow
Ig The current entering the gate. Also referred to as I'ow
Vds The drain-source bias (or Vce for BJTs). This is the voltage applied on the load side of the
device, also is commonly referred to as Vhigh
Id The current entering the drain. Also referred to as Ihigh
Drain Bias
Network
Gate Bias
Network
V RLoad
DUT DC Supply:
Drain
RF Input DC Supply: Load
Power Gate
Fig. A.1: Basic setup of the power measurement system. The device (DUT) is biased with a bias
network ("Bias-Tee") and RF power is inserted into the gate. The load is connected on the
drain.
From the above parameters, we can compute several figures (all numbers in SI units, not dB or
dBm):
Gain The power gain of the RF output power, relative to the available RF input power:
PtGain = "t
Pin
(unitless)
1r The drain efficiency, a measure of how much DC power is converted into RF output
power:
S out -
Pout
Doc gVgs +IdVds
(in %)
PAE The power added efficiency, a measure of how much DC power is converted into RF
output power, taking into account the RF power that enters the device:
PAE= o-u in out, n
Poc g V + Id Vds
(in %)Pou - Gain)
IgV, + IdVds
If the power levels are expressed in term of dBm, the above become:
Gain = Pout - Pi
10P,,/ 0-3
gg = 
d+IVg, ++ IdV
10 *,,1o-3 _-104,/10-3PAE -
IV•, +I dVd
(in dB)
(in %)
(in %)
At RF frequencies, however, the setup in Fig. A.1 is incomplete. We need to take into account
the fact that the source and load impedances have a significant impact on the device
performance. Therefore, adjustable tuners are inserted right before the gate (source) and drain
(load) of the device. In addition, a directional coupler is placed after the RF source, so to get a
more accurate reading of the source power. The complete schematics of the source and load side
of the measurement system are shown in Figs. 2 and 3, including RF cables:
rigner mr- loss results in
worsening of the system's
maximum achievable VSWR.
Cable
I Connector
SEquipment
Fig. A.2: The system setup on the source side. The RF input power is read by using a directional
coupler. The RF power is then combined with the DC bias. The source tuner presents a variable
impedance to the DUT.
Cable
Connector
worsening of the system's
maximum achievable VSWR. Equipment
Fig. A.3: The system setup on the load side. The load tuner presents a variable impedance to the
DUT, and the RFpower is measured at the RF end of the Bias-Tee.
Measurement De-Embedding
Out of the 6 measurement parameters mentioned in the previous paragraphs (Pin, Pout, Vds, Vgs,
Id, Ig) we can only directly observe Id and Ig. The methods and challenges in observing the other
parameters are described below:
The voltages Vds and V, are measured at the DC bias source, and therefore any I-R drops
between the DC source and the DUT will reduce the actual voltage at the DUT plane. Using a
"force-sense" setup (one probe delivering current, and a second probe measuring voltage) is not
possible, the voltage sensing probe would deteriorate the RF matching to the device. However,
for small currents, the I-R drops in the measurement cables are insignificant. This is, of course,
particularly true for the gate - where Ig is negligible in this context. On the drain side however,
for very large devices that require high current at low Vds, this might become a concern. The
measurement system cannot offer a solution to this problem, other than keeping the cable length
between the Bias-Tee and the DUT plane at a minimum.
In order to find the input and output power to the device (Pin, Pont), we need to realize that the
power measured (Figs. A.2 and A.3) differs from the true Pin and Pot due to the RF elements
inserted between the DUT plane and the power meter. However, all of the RF blocks between the
DUT plane and the power meter are linear 2-port elements. We can use S-Parameter analysis to
de-embed their effects, and obtain the true value of the power levels at the DUT plane. The
computational details are described in the next sections.
De-Embedding and S-Parameter Analysis
The load side of the measurement system is shown in Fig. A.4 below. The power leaving the
DUT enters into a series of cascaded S-parameter blocks. These are: the fixture (which includes
the probes and the cable connecting them to the tuner), the tuner itself, and the Bias-Tee (and any
cables connected to it). The power meter terminates this series, and is characterized by its
reflection coefficient (Fpower-meter = Si 1).
Fixture Tuner Bias T and Power Meter
(Probe and Cable) Cables Sl
Fig. A.4: The load-side of the setup, as a series of cascaded S-parameter blocks. The port
numbers are indicated above the 2-port blocks.
To simplify this picture, we will first combine the 2-port S-Parameter blocks into a single
equivalent block.
Cascading two S-parameter blocks
Two S-Parameter blocks connected in series can be combined into a single block by using chain
scattering parameters (T-Parameters). The conversion between S- and T-parameters for 2-port
blocks is shown below [1]:
Ts_(S )= [ S 12 S 21 - S1 S 22 S lx
S22  1 S21
ST-4S T i2) T Ti1 T22 - Tl2 
• T2 1
-T21 T22
Fig A.5: Using T-parameters, the two cascaded S-parameter blocks (SA and SB) can be
combined into a single S-parameter block (SA+B).
We can make use of the fact that the T-parameters of two blocks connected in series satisfy:
TA+B = TA .TB
Cascading two S-parameter blocks therefore is done by converting them into T-parameters and
performing a matrix multiplication of the two. The result is then converted back to S-parameters:
Cascade(SA, SB) = SrTs (TS-T (SA) -Ts T (SB))
This result now allows us to simplify the setup that was shown in Fig. A.4, the resulting
setup is illustrated in Fig. A.6:
S Equiv = Cascade(S Fture, Cascade(STu,,er, S B•, ,-))
= STT-S (Ts--T (SFixture ) -Ts.T (STuner ) -Ts•T (SBiasT ))
Equivalent Power Meter
S-Parameters S11
Fig. A.6: Cascading all of the 2-port S-Parameter blocks of Fig. A.4, we can simplify the
measurement system into the DUT connected to the power meter through a single S-Parameter
block. The port numbers are indicated above the 2-port block.
Input impedance of a terminated S-parameter block
Before we can find the power that leaves the DUT, we need to compute the impedance that is
presented to the DUT in Fig. A.6 (by the S-parameter block terminated by the power meter). The
equivalent reflection coefficient of the setup shown in Fig. A.7 is found to be [2]:
Equiv = S + S12 S Load1
- S 22•Load
Sz, S12] **
_ s2, S22 ] rLoad -- -Equiv
Fig. A. 7: Finding the impedance presented by an S-parameter block terminated on the 2nd port.
Finding the amount of power delivered into the load
For the network shown in Fig. A.8, we can compute the power delivered to the load, given the
power that leaves the DUT [3]. The ratio of the two will give us the gain (or attenuation)
between the two power levels:
Equivalent Power Meter
S-Parameters Sl
Fig A.8: Block-setup for computing the power delivered to the load.
PLoad IS21 _ IS2Llm1  2
avail - , )x1- S 2 1o)
with S11, S12, S21, S22 are the S-Parameters from SEquiv, and PLoad is the power delivered to the
load, and Pavail is the power that is available from the DUT. FLoad is the reflection coefficient (S 1)
of the power meter. FIN was defined in the previous paragraph, as
FIN = Fuiv (S, Load ) = S 12 21 Load1- S22* rLoad
The gain in dB between the measured power (PLoad) and the power leaving the DUT (PAvail) is:
Gain = GAT, (S , FIad ) = 10 x log Pa Load
I availi
= 10 x log IS21 2 X (1- IrL' I)
1 - S 12 -2 21 Load x )1 - S221LoadI - S 22 Load
Therefore, at the device plane, the power level is expressed as
Pout = POut,DUT - POut,Measured -Gain= POut,Measured - GAT (SEquiv' Load )
Where POut,Measured is the power meter measurement. The power leaving the DUT (Pout) is larger
than what is read off the power meter (POut,Measured) because of the loss and mismatch of the
elements between the DUT and power meter. The Gain in the above equation is a negative dB
number.
Calculating the Input Power at the Device Plane
The input power de-embedding follows a similar concept. Fig A.9 shows the S-parameter
schematic of the source side of the measurement system. The power available from the source is
measured through the directional coupler (see Fig. A.2). Given the source power, we find the
power entering the DUT similar to the approach used for the load side. We first combine the 2-
port S-parameter blocks into a single equivalent block (Fig. A. 10).
2 1 2 1 2 1
Power Source Bias T and Tuner Fixture
S,, Cables (Probe and Cable)
Fig. A.9: The source-side of the setup, as a series of cascaded S-parameter blocks. The port
numbers are indicated above the 2-port blocks.
Power Source Equivalent
Sl S-Parameters
Fig. A.1O: Combining the S-parameter blocks of Fig. A.9, to simplify the source side setup. This
setup is very similar to the one presented in Fig. A.8.
The gain in dB between the source power (Psource) and the power available to the DUT (PAV,DUT)
is, similar to equations [XYZ]:
Gain = Garr (SEquv"'Fsrc )= 0lx log PSource
PAv,DUT
=10xlog S2 12 XX(1 SrcI2)
1-S+ S12 S21 src x 1- S22 Src
1- S22 - Src I
The difference in this analysis with that of the output power is that we are working in the
opposite direction: given the power at the termination (Source: power source S11), we need to
find the power into the network (PAV,DUT). This is inverse of the output power problem, where
we needed to solve for the power at the termination (Load: power meter S11) given the power
into the network (Pout,DUT). Therefore, the power available to the device is lower than the power
available from the source, due to mismatch and loss. The equation for the available input power
(PIN = PAv,DUT) to the device then becomes:
P, = PAv,DIUT = PSource,Measured + Gain = Psource,Measured + GA E(SEquiv ource
Where Psource,Measured is the available power from the source, measured through the coupler in Fig.
A.2 (or, in alternative system setups, known through calibration).
Finally, we need to relate the source power (PSource,Measured) to the actual reading of the input
power meter in Fig. A.2 (PIn,Measured). The two are different because the power meter is reading
the actual source power through the connection of cables and the directional coupler. Therefore,
the power arriving at the power meter will be attenuated, from the original source power level.
We will call this attenuation the coupling between the power source (PSource,Measured) and the
power meter (PIn,Nleasured):
Coupling = PSource,Measured 
- Pn,Measured
Thus, the input power equation can be rewritten as:
PI,, = PIn,Measured +Gain -Coupling = P=n,Meaured +GA,(S qsource )- Coupling
Determining the Source Coupling
The coupling factor is found through calibration. The probes are connected to a through line,
with known (measured) S-parameters. We can then compute the input and output power at the
device plane shown (Fig. A.11), which will refer to exactly the same quantity. A simplified
schematic is shown in Fig. A.12. Both power levels must be equal, and we can compute the
coupling factor.
Probe Probe
Si 5 " S1,,2S - j F. S 12 [S S,, S ,1 ,, S12 S , S, S , S,1 5, S,2 SSi
Power . IS21 S2] S SS21 S22 S22 S22 S2' LS POW
Power Source Bias T and Source Tuner Fixture Through Line Fixture Load Tuner Bias T and Power Meter
S11  Cables (Probe and Cable)' (Probe and Cable) Cables S11
Fig. A.11: S-parameter schematic forfinding the coupling factor. The power crossing the dotted
line from the source to the load side is identical to Pin as well as Pout. We can thus set up
equations to solve for the coupling.
Probe I Probe
S1i [--* S11 2 1 [S1 I 12s -s,, s,, s,, sl SPower 21  S2 S PowerSource 2  Meter
Power Source Equivalent Equivalent Power Meter
S,, Source Load S11
Fig. A.12: Simplified S-parameter block setup of Fig. A.11, by cascading the 2-port networks.
First, the equivalent S-parameters for the source and load side are found using the S and T
parameter transforms:
SEquivSource = Cascade(SFxuresource , Cascade(STunerurce , Saourc ))
= S'TIS (TSarT (S xuriSource ). -TS-+ (STunerSource ) Tsar (SBiasTSource))
SEquivad = Cascade(SThroughne, Cascade(S )Fturead, Cascade(STunerLoad , SBiasM)ad
= ST-S (TS+T (SThroughine ) TST (S itureLoad) TS-T (STunerLoad ) TS-+T (SBiasTLoad))
Finding the power levels at the plane of reference, from both sides, gives:
PRight = POut,Measured - GATr (SEquivLoad 9 SI ,PowerMeter)
PLeft = P,easured + GAT (S EquivSource S,PowerSour )- Coupling
Where Pin,Measured and POut,Measured are the power readings from the power meters (Fig. A.2 and 3),
SEquivLoad and SEquivSource are the combined S-parameter blocks from the equations above, and
Sll,PowerMeter and S11,PowerSource are the reflection coefficients (S 11 measurements) of the output
power meter and the power source. The coupling factor is found to be:
Coupling = PIn,Measured - POut,Measured + GATT (SEquivSource S lPowerSource)+ GATT (SEquivLoad 'S 1.PowerMeter)
We have now found equations relating the readings of the input and output power meters to the
actual power available to the device (Pin) and the available power leaving the device (Pout). These
values are to be used in the computation of Gain, PAE and rid shown in be beginning of this
chapter.
Measuring the Reflected Power
In a general load-pull system, the reflected power from the gate of the device can also be
measured. For this, an additional power sensor needs to be inserted into the source side through a
coupler. This sensor will couple and measure the power reflected from the gate back into the
source. The mathematics for determining the reflected power will be identical to that of the
output power, as the setup will be identical to that shown in Figs. A.3 and A.8, with the insertion
of a directional coupler. To avoid having to create a 3-port model for the coupler, the power
meter reference plane (equivalent S11 and loss terms used in the setup shown in Fig. A.8) is best
established directly after the tuner. This typically coincides with the power source S11 (unless
the bias Tee and cables are treated as separate S-parameter blocks).
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Appendix B
Measurement Equipment
This appendix lists the equipment used for the measurements and their manufacturers, as well
as a detailed system configuration:
Equipment List
Note: Not all equipment is used at the same time in the setup
Manufacturer Part Number(s)
Load Pull System
1.8-18 GHz Tuners
Tuner Controller
Measurement Software
Additional Measurement Software
Probe Station
8" Manual Probe Station
Noise Isolation Table (Airtable)
RF probes (GSG)
Power Source
2-18 GHz
Amplifier 2-4 GHz
Amplifier 4-8 GHz
Amplifier 8-18 GHz
Step Attenuator
2-18 GHz, High power
Cables
Network Analyzer Calibration Cables
Probe-to-Tuner cables
All other cables
DC (coax)
Triax-to-coax DC adapters
Maury Microwave MT982A02
Maury Microwave MT986B02
Maury Microwave
Customized Software (written in VB.net)
Cascade Microtech
Vibraplane
GGB Industries (PicoProbe)
HP
Hughes
Hughes
Hughes
HP
Agilent
Summit 11102B
Kinetic Systems
40M-GSG-126-PLL
8672B
1177H01
1277H02
1177H15
11713A, 11716C,
8494H, 8496H, 8120-2703
E8257C Opts 1El & 1EA
Gore GDOAKZ3G0520
Gore G2KOD01008.0
Semflex
Y1N3HPT19036 0419, M119BFSM300360 414, M119BFSM30018
0414, M119BFSM30072 0415, M119BFSM30024 0414,
N119BFSN10018 0414, M219BFSM10018 0447
Trompeter Off-the-shelf
Trompeter ADBJ20-E2-PL75 0420
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Eauioment
Passives
Directional Coupler
RF Isolator 2-4 GHz
RF Isolator 4-8 GHz
RF Isolator 8-18 GHz
Bias-Tees
RF Adaptors
3.5mm(m)-ACP7
3.5mm(f)-ACP7
SMA(m)-ACP7
2.4mm(m)-3.5mm(f)
N(m)-ACP7
N(f)-ACP7
N(m)-3.5mm(m)
Other Major Equipment
DC Bias Source (drain)
DC Bias Source (gate)
Power Meter (dual channel)
Power Sensor (20 dBm, Input)
Power Sensor (30 dBm, Output)
Narda Microwave
Narda Microwave
Narda Microwave
Narda Microwave
Agilent
Maury Microwave
Maury Microwave
Maury Microwave
Maury Microwave
Maury Microwave
Maury Microwave
Maury Microwave
HP
HP
Agilent
Agilent
Agilent
5292
4913
4914
IGS-8018
11612A
8022B 1
8022A1
2625B
7927D
2606D
2606C
8023D1
6628A
4145B
E4419B
E9300A
E9300H
Source Configuration A: Low Power RF Source
I 8"
RF Source WT PA
8672B 127"I-12
i"~-~r~ ~??
I I
Power Meter
E4419B, E9300A
S Isolator
IGS-8018
8022B1
Sr Tuner RFProbe
ourT982A2 40M-GSG-125-PLL
8022A1 G2KOD01008.0
Fig. B.1: Source-side setup for 8-18 GHz.
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Source Configuration B: High Power RF Source
Power Meter
E41B E30
24" I
== -m
8022A1
18"
M219BFSM10018
-I RF Sourc
E8257C8022A1
RF Probe
140M-GSG-125-PLL
8022A1
ADBJ20-PL75
Fig. B.2: Source-side setup for 1.8-18 GHz.
Power Meter
E4419B, E9300H
Y1N3HPT19036
I
8022B1
RF Probe LoadTuner
40M-GSG-125-PLL MT982A02
G2KOD01008.0
Fig. B.3: Load-side setup.
8022A1
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I I
I
-j
Reflection Y1N3HPT19036 Input
Power Meter PowerMeter
E4419B, E9300A E4419B, E9300A
s3"
Y1N3HPT19036
24"Dual
I
Directional _ _ _"_ _-
-
8022A Coupler OUKK0024.0 8022A1
s18"
M219BFSM10018
Plane for Power Meter S,1 and Loss
Bias Tee Source Tuner RF Probe
11612A MT982A02 40M-GSG-125-PLL
8022A1 G2KOD01008.0
_ _ _ _Gate Bias
ADBJ20-PL75
Fig. B.4: Possible modification of the source-side setup for 1.8-18 GHz to include a reflected
power measurement. The calibration plane for the reflection power meter is indicated.
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Appendix C
Device Library
65 nm Devices
This section gives an overview of the devices fabricated in 65 nm technology for this work.
Sizing considerations as well as groups of possible sets of experiments are listed. Devices are
have an identifier number (id) to help locate them on the wafer. A map of the device locations is
shown at the end of the section.
Determining Device Sizes
The center device is sized to achieve a certain power range. This range is computed under the
following assumptions:
1. desired output power = 100 mW (20 dBm)
2. at a PAE of 50%, and Vdd = 1 V, this requires a DC current of 200 mA
3. this current is estimated to be to 1/2 (class A) to 1/3 of In. Thus an Ion of 400 mA is
needed
4. with a current density of Io = 475 gA/jm, this corresponds to a width of 842 gim
5. the device size is chosen to be close to this number, with a roughly square layout and
number of fingers and unit finger width being divisible by powers of two (for ease of
scaling). A good fitting pair of numbers is 64 fingers at 12[tm finger width. The
finger width was kept low at 12gpm because of electromigration concerns. This device
has a total width of 768p.m.
Group 1
Aspect Ratio Changes
How does the aspect ratio of the layout (number of fingers versus unit finger width) impact the
RF performance of the device? The total width of the devices is held constant, so DC they should
all behave identical. But device parasitics will differ, as well as the current density in the wiring.
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This set is also suitable to study electromigration (EM), since the aspect ratio change helps to
trade off the current density in the drain and source wires. Devices with many fingers have wide
source and narrow drain metal, while devices with high unit finger width have narrow source and
wide drain metal.
The RF performance may suggest a certain aspect ratio (e.g. square, 1:1) but EM may suggest a
different ratio, due to the asymmetric source and drain. We can also find out the maximum
device size that EM allows (max. wf determined by EM in source wire, and max nf determined
by the accumulation of current in the top drain metal (M4 or higher).
This device group includes the devices:
id size aspect ratio (NF * pitch / WO)
103 8 x 96 pan 1/46.2
102 16 x 48 gm 1/11.5
101 32 x 24 jun 1/2.88
100 64 x 12 pun 1.39
104 128 x 6 tm 5.55
105 256 x 3 pm 22.2
Group 2
Power Cell Scaling
Two different approaches of combining multiple cells have been laid out. We wish to answer
which style is better performing, and how far scaling of power will be applicable - if we double
the number of cells, will we double the power? Do we pay a price in performance (PAE,
Linearity)? While theoretically the scaling should be linear, we will have to deal with different
devices or cells presenting different impedances to match to - potentially to a point where the
performance is degraded because the impedance necessary is out of the range of the matching
networks (or load-pull tuners).
This group includes 2-D structures and 1-D vertical layout. The vertical layout has less overlap
capacitance but also cannot scale to as big devices as the 2-D layout.
Each cell is sized NF x WF,G = 64 x 12 jim
1-D Vertical Layout:
id # cells total width
106 1 768 gim
107 2 1536 gm
108 3 2304 gim
109 4 3072 gm
110 6 4608 gm
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2-D Layout
cells
xl
x2
x3
x4
x6
xl
x2
x3
x4
x6
xl
x2
x4
x6
total
1
2
3
4
6
2
4
6
8
12
3
6
12
18
width
768 plm
1536 pm
2304 jm
3072 pm
4608 pm
1536 pm
3072 gm
4608 pm
6144 pm
9216 pm
2304 pm
4608 pm
9216 pm
13824 pLm
Group 3
Power Cell Sizing
Besides trying to study the scaling behavior of power, we are also interested to know how the
cell size affects the performance. Issues here are parasitics, electro-migration and self-heating.
Starting with the standard cell, we device it up into multiple cells of smaller device size, but
overall hold the total width constant.
For example, a very large cell may suffer from distributed effects (Rg), self-heating and
electromigration. On the other hand, it will have fewer external parasitics. Therefore, there must
be an optimum cell size.
Devices are sized to give a square aspect ratio. Devices in this group include:
size
56 x 13.7 pm
38 x 10.2 prn
32 x 8 pgm
22 x 5.8 pm
16 x 4 pm
14 x 3 Ipm
8x 1.9 mun
4x 1 •m
individual widthX by Y
767.2 jLm
387.6 p.m
256 pLm
127.6 plm
64 gim
42 glm
15.2 gim
4 plm
lxl
2x 1
3x1
3x2
3x4
3x65 x 10
5 10x 1810x18
# cells
1
2
3
6
12
18
50
180
The last two layouts (406 and 407) will be useful to study the impact of self-heating and EM,
since they should not express these effects due to their small size. However, parasitic
capacitances may be very high.
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id XbYY
200
201
202
203
204
205
206
207
208
209
210
308
309
310
id
400
401
402
403
404
405
406
407
total width
767.2 plm
775.2 gpm
768.0 gim
765.6 gpm
768.0 pm
756.0 jgm
760.0 gLm
720.0 pm
I
Group 4
L, and T,, Variations
This set studies the impact of the gate length and oxide thickness (i.e. I/O FETs). How much RF
power can each drive? We may support higher voltages at the I/O0 devices, but at the cost of
lower ft and fmax. This set is a good indicator of device performance as a function of technology
node, since the intrinsic device performance of the 1/O options is close to the older technologies
(0.251tm, 0.131im, etc). We are also able to determine if a performance loss/gain is due to the Tox
or the Lg increase.
Comparing this set of devices to the same I/O devices on the 90 nm wafers can be interesting,
since intrinsic device performance should be identical. However, the groundrules have changed,
and we can compare EM and performance with the differently sized backend metals in 65 and 90
nm.
Devices have constant total width, but aspect ratio adjusted. They include:
id type size width Li
500 DGNFET 36 x 21 pm 756 pm 0.24 pm
501 EGNFET 38 x 20 •m 760 pm 0.24 pm
502 NFET 38 x 20 •m 760 pm 0.24 pm
503 EGNFET 43 x 18 pm 774 pm 0.12 pm
504 NFET 46 x 16 pm 736 pm 0.12 pm
Group 5
Test Structures for Circuits
These experiments include a cascade (CS-CG) configuration as well as a grid of 2x2 cells where
only certain devices have the input connected to the gate. The other gates are connected to a DC
pad for biasing. This should help to study how the PAE behaves at low power levels if we simply
switching cells on/off. The performance will be not as good because the switched off devices still
contribute their drain parasitics to the output. Can we find a single matching network that
provides good performance for the 2x2 cell with 0,1,2 and 3 devices turned off? This is
important for applications where we require high PAE at different output power levels.
id description
302 cascode, with Vbias of common-gate stage on a separate DC pad.
id cell on vs. off
206 4 vertical 4/4 on
304 4 vertical 3/4 on
303 4 vertical 2/4 on
302 4 vertical 1/4 on
Devices that are off have their gate connected to the DC pad instead of port 1 on the RF padset.
108
Group 6
Special Devices
This group includes devices with separate body contacts and experiments on isolation and EM.
Body Contact
300 standard device, but with body contact connected to DC pad
301 same as 300, but body contact at greater distance away from device
* study the impact of body voltage on performance, and impact of substrate resistance. Also
useful in model development
De-embedding
408 de-embedding structure: standard device, OPEN
409 de-embedding structure: standard device, SHORT
410 standard device, no contacts to the drain and source. use for measuring the backend
capacitances
Isolation
505 standard device, with M1/M2 ground plane under gate and drain.
506 standard device, but with body contact running from top/bottom shielding the gate side of
the device from the drain side
* study how isolation and ground planes affect the matching and performance
Current Flow
507 1 gim of vias and M3 over the source
508 vias and M3 fully over the source
509 vias and M3 fully over the source, and maximum width (factor 2.2x) M2 and M3 source
wires
* use these to study the tradeoff of increased source current density (by reducing peak current in
M2) and parasitic drain-source capacitance
Other
510 CA landing on PC aligned with the gate
* fewer CAs, but directly centered at the gate fingers. Does this improve performance? In the
standard device, PC gate fingers sometimes start in-between two CAs, increasing gate resistance.
Group 7
EM Lines
These structures are to study the EM behavior of a M1-M2 line under DC and AC+DC current.
They consist of a thin metal line on M1 connected to M2 by the number of vias mentioned.
607 M1 - 2x V1 - M2
608 M1 - 5x V1 - M2
609 Ml - 5x VI - M2, with short fins
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610 Ml - 5x V1 - M2, with long fins
The fins in 609 and 610 are used to study how heating affects EM. They are intended as heat
sinks.
Device Summary
id Grc
100 1
101 1
102 1
103 1
104 1
105 1
106 2
107 2
108 2
109 2,5
110 2
200 2
201 2
202 2
203 2
204 2
205 2
206 2
207 2
208 2
209 2
210 2
300 6
301 6
302 5
303 5
304 5
305 5
306,307 -
308 2
309 2
310 2
400 3
401 3
402 3
403 3
404 3
~11(s) specials
standard cell
aup(s) device size c4
64 x 12
32 x 24
16 x 48
8 x 96
128 x 6
256 x 3
64 x 12 1
64 x 12 2
64 x 12 3
64 x 12 4
64 x 12 6
64 x 12 1
64 x 12 1
64 x 12 1
64 x 12 1
64 x 12 1
64 x 12 2
64 x 12 2
64 x 12 2
64 x 12 2
64 x 12 2
64x 12 3
64 x 12
64 x 12
64 x 12 4
64 x 12 4
64 x 12 4
64 x 12 2
do not exist
64 x 12 3
64 x 12 3
64x12 3
56 x 13.7 1
38 x 10.2 2
32 x 8 3
22 x 5.8 3
16 x 4 3
110
vertical
vertical
vertical
vertical
vertical
xl
x2
x3
x4
x6
xl
x2
x3
x4
x6
xl
body contact (standard)
body contact (far)
vertical 1 device on, 3 connected to DC pad
vertical 2 device on, 2 connected to DC pad
vertical 3 device on, 1 connected to DC pad
in cascode cascade (CS-CG) with CG's gate at DC pad
x2
x4
x6
xl
xl
xl
x2
x4
405 3
406 3
407 3
408 6
409 6
410 6
500 4
501 4
502 4
503 4
504 4
505 6
506 6
507 6
508 6
509 6
510 6
600-606
607 7
608 7
609 7
610 7
Device I
3x6
5x10
10 x 18
14 x 3
8 x 1.9
4 x 1
64 x 12
64 x 12
64 x 12
36 x 21
38 x 20
38 x 20
43 x 18
46 x 16
64 x 12
64 x 12
64 x 12
64 x 12
64 x 12
64 x 12
- do not exist
2 vias
5 vias
5 vias, short fin
5 vias, long fin
Location in Macros
There are three macros (ac_pwrl-3) and one long horizontal macro with two device rows. The
devices are found:
AC PWR1 AC PWR2 AC PWR3
-other- 200 500
-other- 201 501
-other- 202 502
-other- 203 503
-other- 204 504
-other- 205 505
510 206 506
100 207 104
101 208 105
102 209 408
103 210 409
AC_PwrHoriz (no label b/c of space issues)
400 402 404 406 308 410 300 302 304 106 108 110 508
401 403 405 407 309 310 301 303 305 107 109 507 509
The 607-610 macro is found on the side of the block containing the above horizontal macro.
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OPEN
SHORT
No Source/Drain CA
DGNFET, LG=0.24um
EGNFET, LG=0.24um
NFET, LG=0.24um
EGNFET, LG=0.12um
NFET, LG=0.12um
Ml ground plane
body contact isolation
part M3 source wire over M2
full M3 source wire over M2
M2/M3 source wire at 2.2x width
PC/CA aligned
90 nm Devices
Devices on the 90 nm wafer are grouped the same way as previously the 65 nm devices in 2.1.1.
Only new aspects compared to the ones mentioned above in the 65 nm section are shown below:
Group 1
Aspect Ratio Changes
id size aspect ratio (nf * pitch / wf)
102 12 x 64 jim 1/14.8
101 24 x 32 gm 1/3.7
100 48 x 16 Lm 1.08
103 96 x 8 gim 4.32
104 192 x 4 gm 17.28
Group 2
Power Cell Scaling
1-D Vertical Layout:
id # cells total width
200 2 1536 ptm
201 3 2304 gtm
202 4 3072 gLm
2-D Layout
id X by Y # cells total width
109 1 x 2 2 1536 gtm
203 2 x 1 2 1536 gm
204 2x2 4 3072 gim
205 2x4 8 6144 jlm
Group 3
Power Cell Sizing
individual widthX by Y
384 im 2 x 1
192 gm 2 x 2
96 gm 2 x 4
192 jim 2x 4
384 gm 2 x 2
# cells
2
4
8
8
4
total width
768 jLm
768 jim
768 jim
1536 ptm
1536 jlm
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id
105
106
107
206
207
size
32 x
24 x
16 x
12 x
24 x
12 pm
8 jm
6 jm
16 pm
16 gm
208
209
203
210
96 x 16 [Lm
48 x 8 jm
48 x 16 gm
48 x 32 Wmn
1536 jim
384 jim
768 jlm
1536 gim
2x2
2x1
1536 gim
1536 gm
1536 gm
1536 gm
206-210 are used to study the tradeoff of expanding the cell along the number of fingers or unit
finger width axis (device size and id number in parenthesis):
Alternatively, instead of 203 for the 48x16 center, 109 can also be used (the difference is the way
the two 48x16 cells are arranged).
Group 4
Lg and T.x Variations
id tvDe
400
401
402
403
404
size
NFET
NFET
EGNFET
EGNFET
DGNFET
x 16
x 20
x 16
x 20
x 20
jim
11m
9im
jim
9lm
width
544
600
544
600
600
jm
jlm
jim
jm
gm
0.12
0.24
0.12
0.24
0.24
jlm
jlm
jlm
jlm
Group 5
Test Structures for Circuits
There are no structures of this group in 90 nm.
Group 6
Special Devices
This group includes devices with separate body contacts and experiments on isolation and EM.
Contact
standard device, but with body contact connected to DC pad
same as 300, but body contact at greater distance away from device
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48x8
(209)
12x16 24x16 48x16 96x16
(206) (207) (203) (208)
48x32
(210)
Body
300
301
---- m
De-embedding
304 de-embedding structure: standard device, OPEN
305 de-embedding structure: standard device, SHORT
110 de-embedding structure: standard device, THROUGH
Isolation
These devices should help to study how much the ground plane shielding impacts efficiency
(PAE).
305 standard device, with M1/M2 ground plane under gate and drain.
311 standard device, but without any ground plane under the gate and drain pads
Maximum Width
To study the behavior of cell vs. single device for very large devices, as well as the power limits
of CMOS.
id size cell width cell total width
308 192 x 64 pm 12288 gm 1 12288 gtm
309 64 x 24 pm 1536 gm 2 x 4 12288 gtm
Capacitance and EM
Can widening the MI source metal improve performance by reducing gate-to-drain feedback
capacitance? What is the impact of increasing the gate pitch and widening the metal M1 and M2
going to the source?
308 G/S overlap: widen M1 as much as groundrules permit
307 increase the spacing of the gate, so that the metal can be thicker
109 flipped source and drain routing into the device. Source comes in vertical now. Helps in
EM investigation and study of parasitics.
Other
303 Layout using the standard RF PCell. Answers the question how much improvement in
performance and EM reliability the layouts have brought compared to a simple (naive?)
layout.
Group 7
EM Lines
There are no structures of this group in Tomcat.
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Device Summary
id
100
101
102
103
104
105
106
107
108
109
110
200
201
202
203
204
205
206
207
208
209
210
300
301
302
303
304
305
306
307
308
309
310
400
401
402
403
404
Device 
Summary
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Group(s) device size cell(s)
,48 x 16
24 x 32
12 x 64
96 x 8
192x 4
32 x 12 2x1
24 x 8 2x2
16 x 6 2x4
48 x 16 1x2
48 x 16
48x 16
48 x 16 2 verti
48 x 16 3 verti
48 x 16 4 verti
48 x 16 2x1
48 x 16 2x2
48 x 16 2x4
12 x 16 2x4
24 x 16 2x2
96x 16
48 x 8 2x2
48 x 32
48 x 16
48 x 16
48 x 16
48x 16
48 x 16
48 x 16
48 x 16
48x 16
192 x 64
64 x 24 2x4
48 x 16
34 x 16
30 x 20
34x 16
30 x 20
30 x 20
specials
standard cell
flip s/d
through
separate body contact
separate body contact, far from device
IBM RF PCell
open
short
ground plane
increased metal 1 and 2, gate pitch
G/S overlap on M1
maximum width
maximum width in cells
no ground plane under pads
NFET, Lg = 0.12um
NFET, Lg = 0.24um
EGNFET, Lg = 0.12um
EGNFET, Lg = 0.24um
DGNFET, Lg = 0.24um
cal
cal
cal
Device Location in Macros
There are four macros (ac_pwrl-4) The devices are arranged as follows:
AC_PWR1 AC PWR2 AC_PWR3 AC PWR4
100 200 300 400
101 201 301 401
102 202 109 402
103 203 410** 403
104 204 310 404
105 205 305 405**
106 206 306 406**
107 207 307 407**
108 208 308 305***
302 209 309 409**
110 210 304 303
** non-functional,
*** wrong device
as source and drain are shorted together
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